

NV3041A Datasheet

720x544 System-On-Chip Driver
For 480 RGB x 272 TFT LCD

Version 1.2
October 11, 2022

Contents

1. General Description	4
2. Features.....	5
3. Pad arrangement.....	6
3.1. Output Bump Dimension	6
3.2. Bump Dimension	7
3.3. Alignment Mark Dimension.....	8
3.4. Pad Coordinates	9
4. Block Diagram.....	19
5. Pin Description	20
6. Interface Description	24
6.1. Interface and Bus Mapping	24
6.2. Inter-8080 Parallel Interface.....	25
6.2.1. Write Cycle/Sequence	26
6.2.2. Read Cycle/Sequence	26
6.3. SPI interface (Std-SPI, Dual-SPI, Quad-SPI)	27
6.3.1. Introduction	27
6.3.2. Std SPI Interface	28
6.3.3. Dual-SPI Interface	33
6.3.4. Quad-SPI Interface	34
6.4. Display Date Writing Format	37
6.4.1. Std SPI 3Wire RGB Format (5-6-5)	37
6.4.2. Standard SPI 3Wire RGB Format (6-6-6)	37
6.4.3. Standard SPI 4Wire RGB Format (5-6-5)	38
6.4.4. Standard SPI 4Wire RGB Format (6-6-6)	38
6.4.5. MCU 8 Bit RGB Format (5-6-5)	39
6.4.6. MCU 8 Bit RGB Format (6-6-6)	40
6.4.7. MCU 9 Bit RGB Format (6-6-6)	41
6.4.8. MCU 16 Bit RGB Format (5-6-5)	42
6.4.9. MCU 16 Bit RGB Format (6-6-6)	43
6.4.10. QSPI 1 lane RGB Format (5-6-5)	47
6.4.11. QSPI 1 lane RGB format(6-6-6)	47
6.4.12. QSPI 4 lane RGB format(5-6-5)	48
6.4.13. QSPI 4 lane RGB format(6-6-6)	50
6.4.14. Dual SPI RGB format(5-6-5)	52
6.4.15. Dual SPI RGB format(6-6-6)	53
6.5. RGB Interface	54
6.5.1. RGB Interface	54
6.5.2. Parallel 18-bit RGB Timing Table	55
6.5.3. Serial 6-bit RGB Timing Table	55
6.5.4. SYNC Mode Timing Diagram	56
6.5.5. DE Mode Timing Diagram.....	56
7. Register	57
7.1. Register Summary	57
7.2. SYSTEM COMMAND DESCRIPTION	61
7.2.1. NOP (00h)	61

7.2.2. RD_SYSID (04h)	62
7.2.3. RD_STATE (09h)	63
7.2.4. RD_DISP (0Ah)	65
7.2.5. RD_MADCTL (0Bh)	66
7.2.6. RD_IM (0Dh)	67
7.2.7. RD_SM (0Eh)	68
7.2.8. SLPIN (10h)	69
7.2.9. SLPOUT (11h)	70
7.2.10. PTION (12h)	71
7.2.11. NORMAL (13h)	72
7.2.12. INVOFF (20h)	73
7.2.13. INVON (21h)	74
7.2.14. DISPOFF (28h)	75
7.2.15. DISPON (29h)	76
7.2.16. COL_ADR / ROW_ADR (2A-2Bh)	77
7.2.17. PTL_ADR (30h)	78
7.2.18. SCROLL_ADR (33h)	79
7.2.19. TEOFF (34h)	81
7.2.20. TEON (35h)	82
7.2.21. MACTL (36h)	83
7.2.22. VSCSAD (37h)	85
7.2.23. IDMOFF (38h)	87
7.2.24. IDMON (39h)	88
7.2.25. COLMOD (3Ah)	89
 7.3. Customer Command List and Description	90
7.3.1. MACTL_USR (40h)	90
7.3.2. BUS_WD (41h)	91
7.3.3. QSPI_DCTL (43h)	92
7.3.4. FSM_V-Porch (44-49h)	93
7.3.5. SCAN_VRES (4A-4Bh)	94
7.3.6. RGB_H-Porch (4C-4Fh)	95
7.3.7. GATE_SCAN (50h)	96
7.3.8. GATE_Setting (51h)	97
7.3.9. PANEL_CTRL (55h)	98
7.3.10. PTL_DAT (68h)	99
7.3.11. LVD_SET (6Eh)	100
7.3.12. USR_GVDD (6Fh)	101
7.3.13. USR_GVCL (78h)	102
7.3.14. USR_VGSP (7A)	103
7.3.15. GVRREF2V (7Ch)	104
7.3.16. VDDS_TRIM (7Dh)	105
7.3.17. Gamma P Selection (80h~92h)	106
7.3.18. Gamma N Selection (A0~B2h)	107
7.3.19. BIAS_VBG (C0h)	108
7.3.20. MV_CLP (C1h)	109
7.3.21. VGH_CLP (C2h)	110
7.3.22. VGL_CLP (C3h)	111
7.3.23. MV_TD (C4h)	112
7.3.24. MV_SS_CTRL (C5h)	113
7.3.25. RATIO_CTRL (C6h)	114
7.3.26. MV_PUMP_CLK (C7h)	115
7.3.27. HV_PUMP_CLK (C8h)	116
7.3.28. MV_CLK_CLP (C9h)	117
7.3.29. RD_SYSID (DA-DCh)	118
7.3.30. RGB_CTL (E1h)	119
7.3.31. RGB_POL (E2h)	120
7.3.32. INTF_Porch (E3-E4h)	121
7.3.33. DVDD_TRIM (E5h)	122
7.3.34. ESD_CTRL (E6h)	123

7.3.35. TE_CTRL (E7h).....	124
7.3.36. OTP_CTRL (F1-F6h).....	125
8. Electrical specifications	126
8.1. Absolute Maximum Ratings.....	126
8.2. DC Characteristics	127
8.2.1. Recommended Operating Range	127
8.2.2. DC Characteristics for Digital Circuit	127
8.2.3. DC Characteristics for Analog Circuit	127
8.3. AC Characteristics	128
8.3.1. Parallel MCU 16/9/8-bit BUS	128
8.3.2. Display Serial Interface (SPI/Dual-SPI/Quad-SPI)	130
8.3.3. Parallel RGB 18/16/6-bit BUS	132
9. Power on/off sequence	134
9.1. Power On Sequence	134
9.2. Power Off Sequence.....	135
10. OTP Flow.....	136
11. Gamma Structure	139
12. Recommended panel routing resistance.....	140
13. Revision history.....	141

1. General Description

NV3041A is a single-chip SOC driver for 262,144-color, a-TFT liquid crystal display with maximum resolution of 480RGBx272 dots. It contains 720-channel source driver, a 544-channel Gate driver which used for dual-gate control, 293760 bytes GRAM for graphic display data, internal precise power supply circuit which supports full color, 6-color display mode and sleep mode.

NV3041A provides parallel 8/9/16-bit data bus MCU interface with 8080-I/8080-II, 3/4 Wire serial peripheral interface (SPI), 2 data line SPI interface, Q-SPI interface and 6/18bit data bus RGB interface. The display area can be specified in internal GRAM by window address function.


NV3041A is suitable for medium or Industrial products which low power characteristics is major concern. And it can make a display system with fewest components.

2. Features

- ◆ Display resolution options:
 - 480(RGB) (H) X 272 (V)
 - 320(RGB) (H) X 240 (V)
- ◆ LCD Driver Output Circuits
 - Source Outputs: 720 Channels
 - Gate Outputs: 544 Channels
 - Common Electrode Output
- ◆ 64 gray scale with true 6 bit DAC
- ◆ Interface
 - 8-bits/16-bits interface with 8080-I/8080-II series MCU
 - 6/18-bit RGB interface
 - 3-wire/4-wire Serial Peripheral Interface (SPI)
 - 2 data lane SPI
 - Q-SPI
- ◆ On Chip Build-In Circuits
 - DC/DC Converter
 - Timing Controller
 - Graphic RAM: 293760 bytes
 - Non-Volatile (NV) Memory to store initial Register setting and factory default value
- ◆ Wide Supply Voltage Range
 - I/O Voltage (IOVCC to DGND): 1.65V ~ VCI
 - Analog Voltage (VCI to AGND): 3.0V ~ 3.6V
 - Charge pump Voltage (VCIP to PGND): 3.0V ~ 3.6V
- ◆ On-Chip Power System
 - GVDD: +5.968V ~ +4.96V
 - GVCL: -4.48V ~ -2.96V
 - Gate driver HIGH level (VGH to AGND): +13.36V ~ +16.197V
 - Gate driver LOW level (VGL to AGND): -10.83V ~ -7.995V
- ◆ Optimized layout for COG Assembly


3. Pad arrangement

3.1. Output Bump Dimension




3.2. Bump Dimension

Output Pin: S1~S720、G1~G544、VCOM、DUMMY (Pin 332-1628)



Symbol	Item	Size
A	Bump Width	15um
B	Bump Gap 1 (Horizontal)	15um, 30um, 75um
C	Bump Height	100um
D	Bump Gap 2 (Vertical)	30um


Input Pin: Pin 1-331




Symbol	Item	Size
E	Bump Width	35um
F	Bump Gap	24um
G	Bump Height	100um
H	Bump Pitch	59um

3.3. Alignment Mark Dimension

Alignment Mark: A1(X,Y)=(-9963,-235)



Alignment Mark: A2(X,Y)=(+9963,+235)




NV3041A—480 RGB x 272 dot TFT LCD Single Chip Driver©2022

NO.	Pin Name	X	Y
1503	G247	-8055	257
1504	G245	-8070	127
1505	G243	-8085	257
1506	G241	-8100	127
1507	G239	-8115	257
1508	G237	-8130	127
1509	G235	-8145	257
1510	G233	-8160	127
1511	G231	-8175	257
1512	G229	-8190	127
1513	G227	-8205	257
1514	G225	-8220	127
1515	G223	-8235	257
1516	G221	-8250	127
1517	G219	-8265	257
1518	G217	-8280	127
1519	G215	-8295	257
1520	G213	-8310	127
1521	G211	-8325	257
1522	G209	-8340	127
1523	G207	-8355	257
1524	G205	-8370	127
1525	G203	-8385	257
1526	G201	-8400	127
1527	G199	-8415	257
1528	G197	-8430	127
1529	G195	-8445	257
1530	G193	-8460	127
1531	G191	-8475	257
1532	G189	-8490	127
1533	G187	-8505	257
1534	G185	-8520	127
1535	G183	-8535	257
1536	G181	-8550	127
1537	G179	-8565	257
1538	G177	-8580	127
1539	G175	-8595	257
1540	G173	-8610	127
1541	G171	-8625	257
1542	G169	-8640	127
1543	G167	-8655	257
1544	G165	-8670	127
1545	G163	-8685	257
1546	G161	-8700	127
1547	G159	-8715	257
1548	G157	-8730	127
1549	G155	-8745	257
1550	G153	-8760	127
1551	G151	-8775	257
1552	G149	-8790	127
1553	G147	-8805	257
1554	G145	-8820	127
1555	G143	-8835	257
1556	G141	-8850	127
1557	G139	-8865	257
1558	G137	-8880	127

NO.	Pin Name	X	Y
1559	G135	-8895	257
1560	G133	-8910	127
1561	G131	-8925	257
1562	G129	-8940	127
1563	G127	-8955	257
1564	G125	-8970	127
1565	G123	-8985	257
1566	G121	-9000	127
1567	G119	-9015	257
1568	G117	-9030	127
1569	G115	-9045	257
1570	G113	-9060	127
1571	G111	-9075	257
1572	G109	-9090	127
1573	G107	-9105	257
1574	G105	-9120	127
1575	G103	-9135	257
1576	G101	-9150	127
1577	G99	-9165	257
1578	G97	-9180	127
1579	G95	-9195	257
1580	G93	-9210	127
1581	G91	-9225	257
1582	G89	-9240	127
1583	G87	-9255	257
1584	G85	-9270	127
1585	G83	-9285	257
1586	G81	-9300	127
1587	G79	-9315	257
1588	G77	-9330	127
1589	G75	-9345	257
1590	G73	-9360	127
1591	G71	-9375	257
1592	G69	-9390	127
1593	G67	-9405	257
1594	G65	-9420	127
1595	G63	-9435	257
1596	G61	-9450	127
1597	G59	-9465	257
1598	G57	-9480	127
1599	G55	-9495	257
1600	G53	-9510	127
1601	G51	-9525	257
1602	G49	-9540	127
1603	G47	-9555	257
1604	G45	-9570	127
1605	G43	-9585	257
1606	G41	-9600	127
1607	G39	-9615	257
1608	G37	-9630	127
1609	G35	-9645	257
1610	G33	-9660	127
1611	G31	-9675	257
1612	G29	-9690	127
1613	G27	-9705	257
1614	G25	-9720	127

NO.	Pin Name	X	Y
1615	G23	-9735	257
1616	G21	-9750	127
1617	G19	-9765	257
1618	G17	-9780	127
1619	G15	-9795	257
1620	G13	-9810	127
1621	G11	-9825	257
1622	G9	-9840	127
1623	G7	-9855	257
1624	G5	-9870	127
1625	G3	-9885	257
1626	G1	-9900	127
1627	DUMMY	-9930	257
1628	DUMMY	-9945	127

4. Block Diagram



5. Pin Description

Pin Name	I/O	Description
CS	I	Chip select, internal pull high.
SDA	I	Serial communication data input and output, internal pull low.
WRX	I	Clock input, internal pull high.
RDX	I	MCU interface read enable input, internal pull high.
DCX	I	Data or Command flag DCX = “H” is data DCX = “L” is command Internal pull high.
SPI4W	I	Std SPI 3/4 wire selection. SPI4W=“H”, 4 wire SPI; SPI4W=“L”, 3wire SPI.
PARA_SERI	I	PARA_SERI=“H”, Parallel 18-bit RGB input through DR2~7, DB2~DB7, DG2~DG7. PARA_SERI=“L”, Serial 6-bit RGB input through DG2~DG7. Internal pull high.
DR2~DR7	I	6-bit digital Red data input, internal pull low.
DG2~DG7	I	6-bit digital Green data input, internal pull low.
DB2~DB7	I	6-bit digital Blue data input, internal pull low.
DCLK	I	Clock signal; latching data at the falling edge, internal pull low.
H SYNC	I	Horizontal sync signal; negative polarity, internal pull high.
V SYNC	I	Vertical sync signal; negative polarity, internal pull high.
DE	I	Data input enable. Active High to enable the data input, internal pull low.
SYNC	I	No Function. User should connect it to “Low”, internal pull low.
HDIR	I	Horizontal scan direction control (Please refer to the register setting : HDIR) HDIR (pin) = “Low”: The definition of HDIR register setting is inversion from original. HDIR (register) = “0”: Shift from left to right; HDIR (register) = “1”: Shift from right to left. (Default) HDIR (pin) = “High”: The definition of HDIR register setting is invariant.

Pin Name	I/O	Description
		HDIR (register) = “0”: Shift from right to left; HDIR (register) = “1”: Shift from left to right. (Default) Internal pull high.
VDIR	I	Vertical scan direction control (Please refer to the register setting: VDIR) VDIR (pin) = “Low”: The definition of VDIR register setting is inversion from original. VDIR (register) = “0”: Shift from up to down; VDIR (register) = “1”: Shift from down to up. (Default) VDIR (pin) = “High”: The definition of VDIR register setting is invariant. VDIR (register) = “0”: Shift from down to up; VDIR (register) = “1”: Shift from up to down. (Default) Internal pull high.
VDPOL	I	VSYNC polarity control. VDPOL=“1”, negative polarity VDPOL=0, positive polarity When not used, user should connect it to “High” (Please refer to the register setting : VDPOL) Internal pull high.
HDPOL	I	HSYNC polarity control. HDPOL=“1”, negative polarity HDPOL=“0”, positive polarity When not used, user should connect it to “High” (Please refer to the register setting : HDPOL) Internal pull high.
DCLKPOL	I	DCLK polarity control. DCLKPOL=“1”, negative polarity DCLKPOL=“0”, positive polarity (Please refer to the register setting : DCLKPOL) Internal pull high.
SBGR	I	Data R[7:2] & B[7:2] exchanged internally SBGR=“1” R[7:2]→B[7:2] B[7:2]→R[7:2] SBGR=“0” R[7:2]→R[7:2] B[7:2]→B[7:2] Internal pull low.
GRB	I	Global reset. Active low, Internal pull high
DISP	I	User should connect it to “Low”, Internal pull high.
IM[2:0]	I	IM = 3'b000, Intel-8080 interface enable; IM = 3'b001, Standard SPI interface enable; IM = 3'b010, Dual SPI interface enable;

Pin Name	I/O	Description
		IM = 3'b011, Quard SPI interface enable; IM = 3'b100, RGB interface enable. Internal pull low.
TE	O	Tearing effect output pin is used to synchronize MCU frame writing, activated by S/W command. When this pin is not activated (TE function OFF), this pin is GND level.
Power Supply		
VCI	P	Power supply for analog circuit
IOVCC	P	Power supply for digital interface I/O pins
VCIP	P	Power supply for charge pump circuit
AGND	G	Ground pin for analog circuit
DGND	G	Ground pin for digital circuit
PGND	G	Ground pin for charge pump circuit
DVDD	P	Internal digital power
VPP	P	Power input pin for NVM. When writing NVM, it needs external power supply voltage (7.5V). If not used, let this pin open.
AVCL	P	Power pad for analog circuit.
AVDD	P	Power pad for analog circuit.
VGH	P	Positive power supply for gate driver output.
VGL	P	Negative power supply for gate driver output.
GVDD	P	A reference voltage (Positive) of grayscale voltage generator.
GVCL	P	A reference voltage (Negative) of grayscale voltage generator.
VGSP	P	Internal Virtual Ground monitor pin
Test Pin		
TEST_IN3	I	Test pins for internal testing only. Internal pull low.
TEST_IN4	I	Dummy pin
TEST_IN5	I	Test pins for internal testing only. Internal pull high.
TESTIN0~3	I	Dummy pins

Pin Name	I/O	Description
TESTOUT9	O	Analog test pins for internal testing only.
TESTOUT11		
TESTOUT13		
TESTOUT14		
TESTOUT15		
TESTOUT[0:7]	O	Digital test pins for internal testing only.

Note:

I: input, O: output, I/O: input/output, P: power input, G: GND

If unused pin don't floating, the pin fix to IOVCC or DGND.

6. Interface Description

6.1. Interface and Bus Mapping

The interface of NV3041A supports 8/9/16 bit parallel data bus for 8080 series, Std SPI, D-SPI, Q-SPI and RGB interface.

Selection of these interface are set by IM_{2:0} pins as shown below Table 6-1-1.

IM2	IM1	IM0	Interface	Read Back Data Bus Selection
0	0	0	8080 series 8bit	DG3-2, DB7-2
			8080 series 9bit	DG4-2, DB7-2
			8080 series 16bit	DR5-2, DG7-2, DB7-2
0	0	1	3/4-wire Std SPI	SDA: In/Out
0	1	0	Dual SPI	
0	1	1	Quad SPI	
1	0	0	Parallel 18-bit RGB	DR7-2, DG7-2, DB7-2
			Serial 6-bit RGB	DG7-2(Default) Use register E1H bit[1:0] to select from DR7-2, DG7-2 or DB7-2

Table 6-1-1

6.2. Inter-8080 Parallel Interface

The MCU 8080 interface has different bus width application as 8/9/16bit. The chip-select CSX (active low) enables and disables the parallel interface. GRB (active low) is an external reset signal. WRX is the parallel data write, RDX is the parallel data read and DR[7:2], DG[7:2], DB[7:2] is parallel data.

NV3041A latches the input data at the rising edge of WRX signal. The DCX is the data or command flag. When DCX='1', DR[7:2], DG[7:2], DB[7:2] bits are display RAM data or command parameters. When DC='0', DR[7:2], DG[7:2], DB[7:2] bits are commands.

The 8080-series bi-direction interface can be used for communication between the micro-controller and LCD driver chip. The interface functions of 8080-series parallel interface are given in Table 6-2-1.

IM2	IM1	IM0	41H bus_width[1:0]	Interface
0	0	0	2'b01	8-bit parallel
0	0	0	2'b10	9-bit parallel
0	0	0	2'b11	16-bit parallel

Table 6-2-1

6.2.1. Write Cycle/Sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control (DCX, RDX, WRX) and data signals (DR[7:2], DG[7:2], DB[7:2]). DCX bit is a control signal, which tells if the data is a command or a data. The data signals are a command if the control signal is low (= ‘0’) and vice versa it is data (= ‘1’). The write cycle is described in the following figure.




Figure 6-2-1-1 8080 MCU Write sequence (8-bit parallel)

6.2.2. Read Cycle/Sequence

The read cycle (RDX high-low-high sequence) means that the host reads information from the display via interface. The display sends data (DR[7:2], DG[7:2], DB[7:2]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.




Figure 6-2-2-1 8080 Read sequence (8-bit parallel)

Note:

1. Reading operation applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Dh, 0Eh, etc.;
2. Read operation need one dummy cycle.

6.3. SPI interface (Std-SPI, Dual-SPI, Quard-SPI)

6.3.1. Introduction

Pad Name	Serial Interface Pin Name	Description
CS	CSX	A chip select signal. Signal is active low.
WRX	SCL	This pin is used serial interface clock.
SDA	SDA/ SDO1	SPI bi-direction data pin
DCX	DCX/SDO2	Std-SPI(4 wire): command or parameter select. Dual-SPI: the second data lane. Quard-SPI: the second data pin
DB2	SDO3	the third pin of Quard-SPI
DB3	SDO4	the fourth pin of Quard-SPI

Table 6-3-1-1

The selection of interface is done by IM<2:0> bits. Please refer to below Table 6-3-1-2

IM2	IM1	IM0	41H bus_width[1:0]	OPCODE	SPI4W	Interface
0	0	1			0	3-wire 9bit SPI
					1	4-wire 8bit SPI
0	1	0	2'b 00			6bit Dual-SPI
			2'b 01			8bit Dual-SPI
			2'b 10			9bit Dual-SPI
0	1	1		8'h02		1 line data or cmd Quard-SPI
				8'h32/8'h12		4 line data Quard-SPI

Table 6-3-1-2

6.3.2. Std SPI Interface

NV3041A supplies 3-wire/ 9-bit and 4-wire/8-bit bi-directional serial interfaces for communication between MCU and NV3041A Driver.


The 3-wire serial mode consists of the chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDA/SDO).

The 4-wire serial mode consists of the Data/Command selection input (DCX), chip enable input (CSX), the serial clock input (SCL) and serial data Input/Output (SDA or SDA/SDO) for data transmission. The data bus (DR[7:2], DG[7:2], DB[7:2]), which are not used, must be connected to GND.


6.3.2.1. Write Cycle Sequence

The write mode of the interface means that MCU writes commands or data to NV3041A. The 3-wire serial data packet contains a data/command select bit (DCX) and a transmission byte. If the DCX bit is “low”, the transmission byte is interpreted as a command byte. If the DCX bit is “high”, the transmission byte is captured as RAM data or parameter of specified register.

Any instruction can be sent in any order to NV3041A and the MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse and SDA data are no effect. A falling edge on CSX enables the serial interface and indicates the start of data transmission. See the detailed data format for 3-/4- wire serial interface.





Std-SPI 3-Wire Data flow




Std-SPI 4-Wire Data flow


MCU drives the CSX pin to low and starts by setting the DCX bit on SDA. The bit is read by NV3041A on the first rising edge of SCL signal. On the next falling edge of SCL, the MSB data bit (D7) is set on SDA by the MCU. On the next falling edge of SCL, the next bit (D6) is set on SDA. The 3/4-wire serial interface writes sequence described in the figure as below.



6.3.2.2. Read Cycle Sequence

The read mode of interface means that the MCU reads register's parameter from NV3041A. The MCU has to send a command (Read ID or register command) and then the following byte is transmitted in the opposite direction. NV3041A latches the SDA (input data) at the rising edges of SCL (serial clock), and then shifts SDA (output data) at falling edges of SCL (serial clock). After the read status command has been sent, the SDA line must be set to tri-state and no later than at the falling edge of SCL of the last bit. The read mode has two types of transmitted command data (single/multi-byte) according to command code.





6.3.3. Dual-SPI Interface

NV3041A supplies 6-bit, 8-bit and 9-bit Dual SPI interfaces for communication between MCU and NV3041A.

Two data lane serial interface use: CSX (chip enable), DCX(serial clock) and SDA (serial data input/output 1), and WRX (serial data input 2).

Set IM<2:0> as 3'b010 to enable Dual-SPI interface.

6.3.3.1. Write Cycle Sequence

The command write protocol of 2 data lane serial interface is the same with the 3-wire serial interface. RAM write sequences are illustrated in section 6.4.14 and 6.4.15.

6.3.3.2. Read Cycle Sequence

The read mode of 2 data lane serial interface is the same with the 3-wire serial interface. No RAM Reading supported.

6.3.4. Quad-SPI Interface

NV3041A supports Quad SPI interfaces for communication between MCU and NV3041A.

Four data lane serial interface use: CSX (chip enable), WRX (serial clock) and SDA (serial data input/output 1), DCX (serial data input 2), DB2 (serial data input 3) and DB3 (serial data input 4).

Set IM<2:0> as 3'b011 to enable QSPI Interface.


Each transmission has three part: op-code (first byte after CSX falling edge), Address and Data. op-code used to distinguish different operations between MCU and NV3041A, as below table shows.

OP code	Operation	Description
02H	Write Command	In general, this operation used to write registers. When the address is “2C”, the following data is identified as RAM data. It’s not a good choice because of its slowly accessing rate.
03H	Read Command	Read register content from NV3041A
12H	Write RAM data	The address must be “2C” and the timing takes 24 cycles, see the section 6.4.12 and 6.4.13 for details
32H	Write RAM data	The address must be “2C” and the timing takes 6 cycles, see the section 6.4.12 and 6.4.13 for details

Note: Each transmission must end with CSX rising edge.


6.3.4.1. Write Cycle Sequence(op code = “02H”)

The function of command writing is driven by CSX, WRX, SDA, as shown below. op code “02H” is sent after CSX falling edge. AD[23:0] format is {8'h00,CMD[7:0],8'h00}. If the address includes “2CH” command, Para# is captured as GRAM data.




6.3.4.2. Write GRAM (op code = “12H” or “32H”)

GRAM writing operation must be terminated with CSX rising edge. The GRAM DATA format is illustrated in section 6.4.10~6.4.13



6.3.4.3. Read Cycle Sequence (op code = “03H”)



The function of command reading is also driven by CSX, WRX, SDA, as shown below. op code “03H” is sent after CSX falling edge. AD[23:0] format is {8'h00,CMD[7:0],8'h00}. SDA direction is switched to output driven by NV3041A, when WRX falling edge of last cycle of AD is arrived. As shown below.



6.4. Display Date Writing Format



6.4.1. Std SPI 3Wire RGB Format (5-6-5)

<1> IM[2:0] = 3'b001
 <2> SPI4W = 0
 <3> Register 3AH = 01h




6.4.2. Standard SPI 3Wire RGB Format (6-6-6)


<1> IM[2:0] = 3'b001
 <2> SPI4W = 0
 <3> Register 3AH = 00h




6.4.3. Standard SPI 4Wire RGB Format (5-6-5)



6.4.4. Standard SPI 4Wire RGB Format (6-6-6)




6.4.5. MCU 8 Bit RGB Format (5-6-5)




6.4.6. MCU 8 Bit RGB Format (6-6-6)

<1> IM[2:0] = 3'b000
<2> Register 41H[1:0] = 2'b01
<3> Register 3AH = 00h




6.4.7. MCU 9 Bit RGB Format (6-6-6)



6.4.8. MCU 16 Bit RGB Format (5-6-5)

<1> IM[2:0] = 3'b000
 <2> Register 41H[1:0] = 2'b11
 <3> Register 3AH = 01h



6.4.9. MCU 16 Bit RGB Format (6-6-6)

<1> IM[2:0] = 3'b000
 <2> Register 41H = 03h
 <3> Register 3AH = 00h




Figure 6.4.9.1

<1> IM[2:0] = 3'b000
 <2> Register 41H = 13h
 <3> Register 3AH = 00h




Figure 6.4.9.2

<1> IM[2:0] = 3'b000
 <2> Register 41H = 23h
 <3> Register 3AH = 00h




Figure 6.4.9.3

<1> IM[2:0] = 3'b000
 <2> Register 41H = 33h
 <3> Register 3AH = 00h





Figure 6.4.9.4


6.4.10. QSPI 1 lane RGB Format (5-6-5)

<1> IM[2:0] = 3'b011
 <2> Register 3AH = 01h



6.4.11. QSPI 1 lane RGB format(6-6-6)

<1> IM[2:0] = 3'b011
 <2> Register 3AH = 00h



6.4.12. QSPI 4 lane RGB format(5-6-5)




Figure 6.4.12.1




Figure 6.4.12.2




Figure 6.4.12.3




Figure 6.4.12.4

6.4.13. QSPI 4 lane RGB format(6-6-6)




Figure 6.4.13.1




Figure 6.4.13.2




Figure 6.4.13.3

<1> IM[2:0] = 3'b011
 <2> Register 3AH = 00h
 <3> Register 43H[4] = 1'b1






Figure 6.4.13.4

6.4.14. Dual SPI RGB format(5-6-5)

<1> IM[2:0] = 3'b010
 <2> Register 41H[1:0] = 2'b01



6.4.15. Dual SPI RGB format(6-6-6)

<1> IM[2:0] = 3'b010
 <2> Register 41H[1:0] = 2'b00





Figure 6.4.15.1

<1> IM[2:0] = 3'b010
 <2> Register 41H[1:0] = 2'b10





Figure 6.4.15.2

6.5. RGB Interface

6.5.1. RGB Interface

NV3041A supplies 6-bit, 18-bit RGB interfaces for communication between MCU and NV3041A. In this case, user can send command and parameter through Std-SPI interface.

The video stream is synchronized with the VSYNC, HSYNC, and DCLK signals. The display data can be captured by NV3041A only within the active area which indicated by DE signal (de mode) or configurable area (sync mode).

The pad definition is shown below:

Pad Name	Description
DR[7:2]	Data signal
DG[7:2]	
DB[7:2]	
HSYNC	Horizontal synchronizing signal
VSYNC	Vertical-sync signal
DE	Valid data selection communication signal
DCLK	Pixel synchronizing clock

Table 6-5-1-1

The selection of interface is done by IM<2:0> bits. Please refer to below Table 6-5-1-2

IM2	IM1	IM0	PARA_SERI	BUS Selection
1	0	0	0	6-bit input, Register E1[1:0] = 2'b00 DG[7:2], Register E1[1:0] = 2'b01 DR[7:2] Register E1[1:0] = 2'b10 DB[7:2]
			1	18bit input , DR[7:2],DG[7:2],DB[7:2]

Table 6-5-1-2

6.5.2. Parallel 18-bit RGB Timing Table

Item		Min	Typ	Max	Unit
DCLK		—	9	12	MHz
Horizontal Area	Period Time	—	500	—	DCLK
	Display Area	—	480	—	
	HBP	8	10	—	
	HFP	—	10	—	
	HS Width	2	4	—	
Vertical Area	Period Time	—	292	—	H Period Time
	Display Area	—	272	—	
	HBP	2	10	—	
	HFP	2	10	—	
	VS Width	2	4	—	

Note: It is necessary to keep VBP=10 and HBP =10 in SYNC Mode. DE Mode is unnecessary to keep it.

6.5.3. Serial 6-bit RGB Timing Table


Item		Min	Typ	Max	Unit
DCLK		—	12	30	MHz
Horizontal Area	Period Time	—	1460	—	DCLK
	Display Area	—	1440	—	
	HBP	8	10	—	
	HFP	—	10	—	
	HS Width	2	4	—	
Vertical Area	Period Time	—	292	—	H Period Time
	Display Area	—	272	—	
	HBP	2	10	—	
	HFP	2	10	—	
	VS Width	2	4	—	

Note: It is necessary to keep VBP=10 and HBP =10 in SYNC Mode. DE Mode is unnecessary to keep it.

6.5.4. SYNC Mode Timing Diagram

When RGB interface don't send DE signal, NV3041A will recognize this condition as SYNC MODE and generate DE signal internally. Pay attention that the porch VBP and HBP must be 10.


The sequence described in the figure as below



6.5.5. DE Mode Timing Diagram

When no sync signals have been sent, NV3041A will recognize this situation as DE Mode and generate sync signals internally. This mode does not need to consider any v-porch and h-porch settings.

The sequence described in the figure as below



Reg Name	Add ress	Acce ss	Def ault	D7	D6	D5	D4	D3	D2	D1	D0
						k_en	en		n	_en	_en
RD_SYSID1	DA	R						sys_id1[7:0]			
RD_SYSID2	DB	R						sys_id2[7:0]			
RD_SYSID3	DC	R						sys_id3[7:0]			
RGB_CTL	E1	W	80	auto_det ect			sync_ctrl[1:0]				seri_db_sel[1:0]
RGB_POL	E2	W	18				pol_auto	rgb_pclk pol	rgb_vpol	rgb_hpol	rgb_depol
INTF_VBP	E3	W	0a					intf_vbp[7:0]			
INTF_HBP	E4	W	0a					intf_hbp[7:0]			
DVDD_TRIM	E5	W	00								dvdd_trim[2:0]
ESD_CTRL	E6	W	70		esd_detec t_en	esd_otp_e n	esd_sfr_en				esd_level_sel[1:0]
TE_CTRL	E7	W	00				te_out_oe				te_inv
OTP_CTRL1	F1	W	00					otp_pa[7:0]			
OTP_CTRL2	F2	W	00					otp_pdin[7:0]			
OTP_CTRL3	F3	W	00	otp_ptm[1:0]			otp_vpp_s el	otp_ppro g		otp_pwe	otp_prd
OTP_CRCH	F4	R						otp_crc[15:8]			
OTP_CRCL	F5	R						otp_crc[7:0]			
OTP_RDD	F6	R						otp_rd_dat[7:0]			

Note: When GRB is low, all registers reset to default values.

7.2. SYSTEM COMMAND DESCRIPTION

7.2.1. NOP (00h)

Command Set		NOP																	
Address	Write/Read	D7	D6	D5	D4	D3	D2	D1	D0	Default									
00h	Write	No Parameter									00h								
Description	This command is an empty command. It does not have any effect on the NV3041A.																		
Restriction	-																		

7.2.2. RD_SYSID (04h)

Command Set		RD_SYSID															
Address	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default							
04h	Multi-R	sys_id1[7:0]								30h							
		sys_id2[7:0]								41h							
		sys_id3[7:0]								A1h							
Description	The read parameters are used to recognize the LCD driver version. It is defined by the display supplier (with User's agreement).																
Restriction	-																

7.2.3. RD_STATE (09h)

Command Set		RD_STATE																																																														
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																						
1 st Parameter	Multi-R		my	mx	mv	ml	bgr																																																									
2 nd Parameter					pxl_fmt	idle_en	partial_en	slpout	normal_on																																																							
3 rd Parameter		scroll_en		inv_en			dispon	te_en																																																								
4 th Parameter				te_sel																																																												
Description	<table border="1"> <thead> <tr> <th>Bit</th><th>Name</th><th>Value</th></tr> </thead> <tbody> <tr> <td rowspan="2">my</td><td rowspan="2">Row Address Order(MY)</td><td>“1”=Decrement. (Bottom to Top), when MADCTL (36h) D7=“1”</td></tr> <tr> <td>“0”=Increment.(Bottom to Top),when MADCTL (36h) D7=“0”</td></tr> <tr> <td rowspan="2">mx</td><td rowspan="2">Column Adress Order(MX)</td><td>“1”=Decrement.(Right to Left),when MADCTL(36h)D6=“1”</td></tr> <tr> <td>“0”=Increment.(Left to Right),when MADCTL(36h)D6=“0”</td></tr> <tr> <td rowspan="2">mv</td><td rowspan="2">Row/Column Exchange(MV)</td><td>“1”=Row/column exchange. when MADCTL (36h) D5=“1”</td></tr> <tr> <td>“0”=Normal(MV=0).when MADCTL (36h) D5=“0”</td></tr> <tr> <td rowspan="2">ml</td><td rowspan="2">Vertical refresh Order(ML)</td><td>“1”=Decrement.(LCD refresh Bottom to Top, when MADCTL (36h) D4=“1”</td></tr> <tr> <td>“0”=Increment.(LCD refresh Top to Bottom), when MADCTL(36h)D4=“0”</td></tr> <tr> <td rowspan="2">bgr</td><td rowspan="2">RGB/BGR Order(RGB)</td><td>“1”=BGR.when MADCTL(36h)D3=“1”</td></tr> <tr> <td>“0”=RGB.when MADCTL(36h)D3=“0”</td></tr> <tr> <td>pxl_fmt</td><td>Color depth</td><td>“1” = 5-6-5, “0” = 6-6-6.</td></tr> <tr> <td>Idle_en</td><td>Ldle Mode On/Off</td><td>“1”=On,”0”=Off</td></tr> <tr> <td>partial_en</td><td>Partial Mode On/Off</td><td>“1”=On,”0”=Off</td></tr> <tr> <td>slpout</td><td>Sleep In/Out</td><td>“1”=On,”0”=Off</td></tr> <tr> <td>normal_on</td><td>Display Normal Mode On/Off</td><td>“1”=Normal Display,”0”=Normal Display Off</td></tr> <tr> <td>scroll_en</td><td>Vertical Scrolling Status</td><td>“1”=Scroll On,”0”=Scroll Off</td></tr> <tr> <td>inv_en</td><td>Inversion Status</td><td>“1”=On,”0”=Off</td></tr> <tr> <td>dispon</td><td>Display On/Off</td><td>“1”=On,”0”=Off</td></tr> <tr> <td>te_en</td><td>Tearing effect line on/off</td><td>“1”=On,”0”=Off</td></tr> <tr> <td>te_sel</td><td></td><td></td></tr> </tbody> </table>	Bit	Name	Value	my	Row Address Order(MY)	“1”=Decrement. (Bottom to Top), when MADCTL (36h) D7=“1”	“0”=Increment.(Bottom to Top),when MADCTL (36h) D7=“0”	mx	Column Adress Order(MX)	“1”=Decrement.(Right to Left),when MADCTL(36h)D6=“1”	“0”=Increment.(Left to Right),when MADCTL(36h)D6=“0”	mv	Row/Column Exchange(MV)	“1”=Row/column exchange. when MADCTL (36h) D5=“1”	“0”=Normal(MV=0).when MADCTL (36h) D5=“0”	ml	Vertical refresh Order(ML)	“1”=Decrement.(LCD refresh Bottom to Top, when MADCTL (36h) D4=“1”	“0”=Increment.(LCD refresh Top to Bottom), when MADCTL(36h)D4=“0”	bgr	RGB/BGR Order(RGB)	“1”=BGR.when MADCTL(36h)D3=“1”	“0”=RGB.when MADCTL(36h)D3=“0”	pxl_fmt	Color depth	“1” = 5-6-5, “0” = 6-6-6.	Idle_en	Ldle Mode On/Off	“1”=On,”0”=Off	partial_en	Partial Mode On/Off	“1”=On,”0”=Off	slpout	Sleep In/Out	“1”=On,”0”=Off	normal_on	Display Normal Mode On/Off	“1”=Normal Display,”0”=Normal Display Off	scroll_en	Vertical Scrolling Status	“1”=Scroll On,”0”=Scroll Off	inv_en	Inversion Status	“1”=On,”0”=Off	dispon	Display On/Off	“1”=On,”0”=Off	te_en	Tearing effect line on/off	“1”=On,”0”=Off	te_sel												
Bit	Name	Value																																																														
my	Row Address Order(MY)	“1”=Decrement. (Bottom to Top), when MADCTL (36h) D7=“1”																																																														
		“0”=Increment.(Bottom to Top),when MADCTL (36h) D7=“0”																																																														
mx	Column Adress Order(MX)	“1”=Decrement.(Right to Left),when MADCTL(36h)D6=“1”																																																														
		“0”=Increment.(Left to Right),when MADCTL(36h)D6=“0”																																																														
mv	Row/Column Exchange(MV)	“1”=Row/column exchange. when MADCTL (36h) D5=“1”																																																														
		“0”=Normal(MV=0).when MADCTL (36h) D5=“0”																																																														
ml	Vertical refresh Order(ML)	“1”=Decrement.(LCD refresh Bottom to Top, when MADCTL (36h) D4=“1”																																																														
		“0”=Increment.(LCD refresh Top to Bottom), when MADCTL(36h)D4=“0”																																																														
bgr	RGB/BGR Order(RGB)	“1”=BGR.when MADCTL(36h)D3=“1”																																																														
		“0”=RGB.when MADCTL(36h)D3=“0”																																																														
pxl_fmt	Color depth	“1” = 5-6-5, “0” = 6-6-6.																																																														
Idle_en	Ldle Mode On/Off	“1”=On,”0”=Off																																																														
partial_en	Partial Mode On/Off	“1”=On,”0”=Off																																																														
slpout	Sleep In/Out	“1”=On,”0”=Off																																																														
normal_on	Display Normal Mode On/Off	“1”=Normal Display,”0”=Normal Display Off																																																														
scroll_en	Vertical Scrolling Status	“1”=Scroll On,”0”=Scroll Off																																																														
inv_en	Inversion Status	“1”=On,”0”=Off																																																														
dispon	Display On/Off	“1”=On,”0”=Off																																																														
te_en	Tearing effect line on/off	“1”=On,”0”=Off																																																														
te_sel																																																																

	<p>MY (Page Address Order) = "0"</p>	<p>MY (Page Address Order) = "1"</p>
	<p>MX (Column Address Order) = "0"</p>	<p>MX (Column Address Order) = "1"</p>
	<p>MV (Vertical Refresh Order bit) = "0"</p>	<p>MV (Vertical Refresh Order bit) = "1"</p>
	<p>ML (Vertical refresh order bit) = "0"</p>	<p>ML (Vertical refresh order bit) = "1"</p>
Restriction	-	

7.2.4. RD_DISP (0Ah)

Command Set		RD_DISP								
Address	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
0Ah	Read		idle_en	partial_en	slpout	normal_on	dispon			
Description	Bit	Description		Value						
	IDLE_ON	Idle mode On/Off		“1”=Idle mode On “0”=Idle mode Off						
	PTL_ON	Partial Mode On/Off		“1”=Partial Mode On “0”=Partial Mode Off						
	SLPOUT	Sleep In/Off		“1”=Sleep Out “0”=Sleep In						
	NORMAL_ON	Display Normal Mode On/Off		“1”=Normal Display “0”=Partial Display						
Restriction	DISPON	Display On/Off		“1”=Display On “0”=Display Off						
	-									

7.2.5. RD_MADCTL (0Bh)

Command Set		RD_MADCTL								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Read	my	mx	mv	ml	bgr				
Description	Bit	Description		Value						
	MY	Page Address Order		“1”=Decrement, “0”=Increment						
	MX	Column Adress Order		“1”=Decrement, “0”=Increment						
	MV	Page/Column Order		“1”=Row/column exchange (MV=1) “0”=Normal(MV=0)						
	ML	Line Address Order		“1”=LCD Refresh Botton to top “0”=LCD Refresh top to Botton						
	BGR	RGB/BGR Order		“1”=BGR, “0”=RGB						
Restriction	-									

7.2.6. RD_IM (0Dh)

Command Set		RD_IM																	
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default									
1 st Parameter	Read	scroll_en		inv_en															
Description	<table border="1"> <thead> <tr> <th>Bit</th><th>Description</th><th>Value</th></tr> </thead> <tbody> <tr> <td>D7</td><td>Scrolling On/Off</td><td>“1”=Scrolling is On “0”=Scrolling is Off</td></tr> <tr> <td>D5</td><td>Inversion On/Off</td><td>“1”=Inversion is On “0”=Inversion is Off</td></tr> </tbody> </table>										Bit	Description	Value	D7	Scrolling On/Off	“1”=Scrolling is On “0”=Scrolling is Off	D5	Inversion On/Off	“1”=Inversion is On “0”=Inversion is Off
Bit	Description	Value																	
D7	Scrolling On/Off	“1”=Scrolling is On “0”=Scrolling is Off																	
D5	Inversion On/Off	“1”=Inversion is On “0”=Inversion is Off																	
Restriction	-																		

7.2.7. RD_SM (0Eh)

Command Set		RD_SM																	
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default									
1 st Parameter	Read	te_en	te_sel																
Description	<table border="1"> <thead> <tr> <th>Bit</th><th>Description</th><th>Value</th></tr> </thead> <tbody> <tr> <td>D7</td><td>Tearing Effect Line On/Off</td><td>“0”=Off, “1”= On</td></tr> <tr> <td>D6</td><td>Tearing Effect Line Mode</td><td>“0”=Mode1, ”1”= Mode2</td></tr> </tbody> </table>										Bit	Description	Value	D7	Tearing Effect Line On/Off	“0”=Off, “1”= On	D6	Tearing Effect Line Mode	“0”=Mode1, ”1”= Mode2
Bit	Description	Value																	
D7	Tearing Effect Line On/Off	“0”=Off, “1”= On																	
D6	Tearing Effect Line Mode	“0”=Mode1, ”1”= Mode2																	
Restriction	-																		

7.2.8. SLPIN (10h)

Command Set		SLPIN																				
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default												
1 st Parameter	Write	sleep in								00h												
Description	This command causes the LCD module to enter the minimum power consumption mode. In this mode e.g. the DC/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped. MCU interface and memory are still working and the memory keeps its contents.																					
Restriction	This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h). It will be necessary to wait 5msec before sending next command; this is to allow time for the supply voltages and clock circuits to stabilize. It will be necessary to wait 120 msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					
Partial Mode on,Idle Mode On,Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>SLPIN</td> </tr> <tr> <td>SW Reset</td> <td>SLPIN</td> </tr> <tr> <td>HW Reset</td> <td>SLPIN</td> </tr> </tbody> </table>										Status	Default Value(D7 to D0)	Power On Sequence	SLPIN	SW Reset	SLPIN	HW Reset	SLPIN				
Status	Default Value(D7 to D0)																					
Power On Sequence	SLPIN																					
SW Reset	SLPIN																					
HW Reset	SLPIN																					

7.2.9. SLPOUT (11h)

Command Set		SLPOUT																				
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default												
1 st Parameter	Write	Sleep out								00h												
Description	This command turns off sleep mode. In this mode e.g. the DC/DC converter is enabled. Internal oscillator is started, and panel scanning is started.																					
Restriction	<p>This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep In Command (10h).</p> <p>It will be necessary to wait 5msec before sending next command; this is to allow time for the clock circuits to stabilize.</p> <p>The display module loads all display supplier's factory default values to the registers during this 120 msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is done and when the display module is already Sleep Out-mode.</p> <p>The display module is doing self-diagnostic function during this 5msec. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent.</p> <p>This command has no effect when module is already in sleep out mode.</p> <p>Sleep Out Mode can only be left by HW Reset, Software Reset (01h), Sleep In (10h), or a NMI event trigger.</p>																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes	
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					
Partial Mode on,Idle Mode On,Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>SW Reset</td> <td>00h</td> </tr> <tr> <td>HW Reset</td> <td>00h</td> </tr> </tbody> </table>									Status	Default Value(D7 to D0)	Power On Sequence	00h	SW Reset	00h	HW Reset	00h					
Status	Default Value(D7 to D0)																					
Power On Sequence	00h																					
SW Reset	00h																					
HW Reset	00h																					


7.2.10. PTION (12h)

Command Set		PTION																				
Command	Write/Read	D7	D6	D5	D4	D3	D2	D1	D0	Default												
1 st Parameter	Write	Partial on																				
Description	This command turns on partial mode. The partial mode is described by the Partial Area command (30h). To leave Partial mode, the Normal Display On command (13h) should be written. X=Don't care Note: If a command is written in a frame cycle, the command becomes effective from the next frame.																					
Restriction	This command has no effect during Partial mode is active.																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes	
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					
Partial Mode on,Idle Mode On,Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>PTL OFF</td> </tr> <tr> <td>SW Reset</td> <td>PTL OFF</td> </tr> <tr> <td>HW Reset</td> <td>PTL OFF</td> </tr> </tbody> </table>									Status	Default Value(D7 to D0)	Power On Sequence	PTL OFF	SW Reset	PTL OFF	HW Reset	PTL OFF					
Status	Default Value(D7 to D0)																					
Power On Sequence	PTL OFF																					
SW Reset	PTL OFF																					
HW Reset	PTL OFF																					


7.2.11. NORMAL (13h)

Command Set		NORMAL								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write	Normal on								
Description	This command is used to exit partial and scrolling display mode.									
Restriction	-									


7.2.12. INVOFF (20h)

Command Set		INVOFF																				
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default												
1 st Parameter	Write	Inversion off																				
Description	<p>This command is used to recover from display inversion mode. This command makes no change of contents of frame memory. This command does not change any other status.</p> 																					
Restriction	This command has no effect when module is already in inversion off mode.																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes	
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					
Partial Mode on,Idle Mode On,Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>INV OFF</td> </tr> <tr> <td>SW Reset</td> <td>INV OFF</td> </tr> <tr> <td>HW Reset</td> <td>INV OFF</td> </tr> </tbody> </table>									Status	Default Value(D7 to D0)	Power On Sequence	INV OFF	SW Reset	INV OFF	HW Reset	INV OFF					
Status	Default Value(D7 to D0)																					
Power On Sequence	INV OFF																					
SW Reset	INV OFF																					
HW Reset	INV OFF																					


7.2.13. INVON (21h)

Command Set		INVON																				
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default												
1 st Parameter	Write	Inversion on																				
Description	<p>This command is used to enter into display inversion mode. This command makes no change of contents of frame memory. Every bit is inverted from the frame memory to the display. This command does not change any other status. To exit from Display Inversion On, the Display Inversion Off command (20h) should be written.</p> 																					
Restriction	This command has no effect when module is already in inversion on mode.																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					
Partial Mode on,Idle Mode On,Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>INV OFF</td> </tr> <tr> <td>SW Reset</td> <td>INV OFF</td> </tr> <tr> <td>HW Reset</td> <td>INV OFF</td> </tr> </tbody> </table>										Status	Default Value(D7 to D0)	Power On Sequence	INV OFF	SW Reset	INV OFF	HW Reset	INV OFF				
Status	Default Value(D7 to D0)																					
Power On Sequence	INV OFF																					
SW Reset	INV OFF																					
HW Reset	INV OFF																					

7.2.14. DISPOFF (28h)

Command Set		DISPOFF																			
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default											
1 st Parameter	Write	Display off																			
Description	<p>This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted.</p> <p>This command makes no change of contents of frame memory.</p> <p>This command does not change any other status.</p> <p>There will be no abnormal visible effect on the display.</p> <p>Exit from this command by Display On (29h).</p> 																				
Restriction	This command has no effect when module is already in display off mode.																				
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																				
Normal Mode on,Idle Mode Off,Sleep Out	Yes																				
Normal Mode on,Idle Mode On,Sleep Out	Yes																				
Partial Mode on,Idle Mode Off,Sleep Out	Yes																				
Partial Mode on,Idle Mode On,Sleep Out	Yes																				
Sleep In	Yes																				
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Off</td> </tr> <tr> <td>SW Reset</td> <td>Display Off</td> </tr> <tr> <td>HW Reset</td> <td>Display Off</td> </tr> </tbody> </table>									Status	Default Value(D7 to D0)	Power On Sequence	Display Off	SW Reset	Display Off	HW Reset	Display Off				
Status	Default Value(D7 to D0)																				
Power On Sequence	Display Off																				
SW Reset	Display Off																				
HW Reset	Display Off																				

7.2.15. DISPON (29h)

Command Set		DISPON																				
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default												
1 st Parameter	Write	Display on																				
Description	<p>This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled.</p> <p>This command makes no change of contents of frame memory.</p> <p>This command does not change any other status.</p> 																					
Restriction	This command has no effect when module is already in display on mode.																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					
Partial Mode on,Idle Mode On,Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display On</td> </tr> <tr> <td>SW Reset</td> <td>Display On</td> </tr> <tr> <td>HW Reset</td> <td>Display On</td> </tr> </tbody> </table>										Status	Default Value(D7 to D0)	Power On Sequence	Display On	SW Reset	Display On	HW Reset	Display On				
Status	Default Value(D7 to D0)																					
Power On Sequence	Display On																					
SW Reset	Display On																					
HW Reset	Display On																					



7.2.16. COL_ADR / ROW_ADR (2Ah-2Bh)

Command Set		COL_ADR/ ROW_ADR															
Address	Write/Re ad	D7	D6	D5	D4	D3	D2	D1	D0	Default							
2Ah	Multi-W								col_st[8]	00h							
		col_st[7:0]								00h							
									col_ed[8]	01h							
		col_ed[7:0]								DFh							
2Bh	Multi-W								row_st[8]	00h							
		row_st[7:0]								00h							
									row_ed[8]	01h							
		row_ed[7:0]								DFh							
Description	<p>“col_st” is sram column access start point. mv = 0, value is 0 ~ 479; mv = 1, value is 0 ~ 271. “col_ed” is sram column access end point. Value range is same as “col_st”. “row_st” is sram row access start point. mv = 0, value is 0 ~ 271; mv=1 , value is 0~479. “row_ed” is sram row access end point. Value range is same as “row_st”.</p>																
Restriction	—																

7.2.17. PTL_ADR (30h)

Command Set		PTL_ADR								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1st Parameter	Multi-W								ptl_st[8]	00H
2ndParameter									ptl_st[7:0]	00H
3rd Parameter									ptl_ed[8]	01H
4thParameter									ptl_ed[7:0]	0FH
Description		<p>This command defines the partial mode's display area. There are 2 parameters associated with this command, the first defines the Start Row(PSL) and the second the End Row(PEL), as illustrated in the figure below. PSL and PEL refer to the Frame Memory Line Pointer.</p> <p>If End Row>Start Row:</p> <p>If End Row<Start Row:</p>								
Restriction	-									

7.2.18. SCROLL_ADR (33h)



Command Set		SCROLL_ADR								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1st Parameter	Multi-W								tfa[8]	00H
2nd Parameter									tfa[7:0]	00H
3rd Parameter									vsa[8]	00H
4th Parameter									vsa[7:0]	00H
Description	<p>This command defines the Vertical Scrolling Area of the display. When MADCTL ML=0 The 1st &2nd parameter TFA[7:0]describes the Top Fixed Area (in No.of lines from TOP of the Frame Memory and Display). The 3rd &4th parameter VSA[7:0]describes the height of the Vertical Scrolling Area(in No.of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area. TFA, VSA refer to the Frame Memory Line Point.</p>  <p>When MADCTL ML=1 The 1st &2nd parameter TFA[7:0] describes the Top Fixed Area (in No.of lines from Bottom of the Frame Memory and Display). The 3rd &4th parameter VSA[7:0] describes the height of the Vertical Sxrolling Area (in No.of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.</p> 									

Restriction	<p>1 . (TFA+VSA+BFA)=272 2 . In Vertical Scrol Mode, MADCTL(36H) parameter MV should be set to “0” this affects the Frame memory Write.</p>

7.2.19. TEOFF (34h)

Command Set		TEOFF																				
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default												
1 st Parameter	Write									00H												
Description	This command is used to turn OFF (Active Low) the Tearing Effect output single from the TE signal line.																					
Restriction	This command has no effect when Tearing Effect output is already OFF.																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					
Partial Mode on,Idle Mode On,Sleep Out	Yes																					
Sleep In	Yes																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>OFF</td> </tr> <tr> <td>SW Reset</td> <td>OFF</td> </tr> <tr> <td>HW Reset</td> <td>OFF</td> </tr> </tbody> </table>										Status	Default Value(D7 to D0)	Power On Sequence	OFF	SW Reset	OFF	HW Reset	OFF					
Status	Default Value(D7 to D0)																					
Power On Sequence	OFF																					
SW Reset	OFF																					
HW Reset	OFF																					

7.2.20. TEON (35h)



Command Set		TEON																				
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default												
1 st Parameter	Write								te_sel	00H												
Description	<p>This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by charging MADCTL bit ML.</p> <p>The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. (X=Don't Care).</p> <p>When M=0:</p> <p>The Tearing Effect Output line consists of V-Blanking information only:</p>  <p>When M=1:</p> <p>The Tearing Effect Output line consists of both V-Blanking and H-Blanking information:</p>  <p>Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active LOW. Display Data Format for color coding (18 bit cases), when there is used 8,9,16 or 18 data line for image data.</p>																					
Restriction	This command has no effect when Tearing Effect output is already ON.																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					
Partial Mode on,Idle Mode On,Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Tearing effect off & M=0</td> </tr> <tr> <td>SW Reset</td> <td>Tearing effect off & M=0</td> </tr> <tr> <td>HW Reset</td> <td>Tearing effect off & M=0</td> </tr> </tbody> </table>										Status	Default Value(D7 to D0)	Power On Sequence	Tearing effect off & M=0	SW Reset	Tearing effect off & M=0	HW Reset	Tearing effect off & M=0				
Status	Default Value(D7 to D0)																					
Power On Sequence	Tearing effect off & M=0																					
SW Reset	Tearing effect off & M=0																					
HW Reset	Tearing effect off & M=0																					

7.2.21. MACTL (36h)

Command Set		MACTL														
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default						
1 st Parameter	Write	my	mx	mv	ml	bgr				00H						
		This command defines read/write scanning direction of frame memory. This command makes no change on the other driver status. Bit Assignment														
Description	Bit		Description				Value									
	MY		Row Address Order				These 3 bits controls MPU to memory write/read direction.									
	MX		Column Address Order													
	MV		Page/Column Selection													
	ML		Vertical Order				LCD Vertical refresh direction control									
	RG B		RGB/BGR Order				Color selector switch control 0=RGB color filter panel 1=BGR color filter panel									
	B 5 B 6 B 7			Image in Frame Memory			B 5 B 6 B 7			Image in Frame Memory						
	0 0 0						1 0 0									
	0 0 1						1 0 1									
	0 1 0						1 1 0									
	0 1 1						1 1 1									

	B3 = 0						
	<p>Memory Display Panel</p> <table border="1"> <tr> <td>R</td> <td>G</td> <td>B</td> </tr> </table> <p>Sent RGB</p> <table border="1"> <tr> <td>R</td> <td>G</td> <td>B</td> </tr> </table>	R	G	B	R	G	B
R	G	B					
R	G	B					
	B3 = 1						
	<p>Memory Display Panel</p> <table border="1"> <tr> <td>R</td> <td>G</td> <td>B</td> </tr> </table> <p>Sent BGR</p> <table border="1"> <tr> <td>B</td> <td>G</td> <td>R</td> </tr> </table>	R	G	B	B	G	R
R	G	B					
B	G	R					
Restriction	-						

7.2.22. VSCSAD (37h)

Command Set		VSCSAD																
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default								
1 st Parameter	Multi-W								ssa[8]	00H								
2 nd Parameter		ssa[7:0]								00H								
Description	<p>This command is used together with Vertical Scrolling Definition(33h).These two command describe the scrolling area and scrolling mode.</p> <p>The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last lin of the Top Fixed Area on thd display as illustrated below.</p> <p>This command Start the scrolling.</p> <p>When MADCTL ML=0 Example: GM=000,132RGBx162 When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=162 and Vertical Scrolling Pointer SSA=“3”.</p>  <p>When MADCTL ML=1 Example:GM=000,132RGBx162 When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=162 and SSA=“3”.</p>  <p>Note: When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. SSA refers to the Frame Memory scan address.</p>																	
Restriction																		
Register Availability		Status		Availability														
		Normal Mode on,Idle Mode Off,Sleep Out		Yes														


		Normal Mode on,Idle Mode On,Sleep Out	Yes
		Partial Mode on,Idle Mode Off,Sleep Out	Yes
		Partial Mode on,Idle Mode On,Sleep Out	Yes
		Sleep In	Yes

Default	Status	Default Value
	Power On Sequence	8'h00
	SW Reset	8'h00
	HW Reset	8'h00

7.2.23. IDMOFF (38h)

Command Set		IDMOFF																				
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default												
1 st Parameter	Write	Idle off																				
Description	<p>This command is used to recover from Idle mode on. There will be no abnormal visible effect on the display mode change transition. In the Idle off mode 1, LCD can display maximum 65k, 262k colors. 2, Normal frame frequency is applied.</p>																					
Restriction	This command has no effect when module is already in Idle off mode.																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes	
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					
Partial Mode on,Idle Mode On,Sleep Out	Yes																					
Sleep In	Yes																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode Off</td> </tr> <tr> <td>SW Reset</td> <td>Idle Mode Off</td> </tr> <tr> <td>HW Reset</td> <td>Idle Mode Off</td> </tr> </tbody> </table>									Status	Default Value(D7 to D0)	Power On Sequence	Idle Mode Off	SW Reset	Idle Mode Off	HW Reset	Idle Mode Off					
Status	Default Value(D7 to D0)																					
Power On Sequence	Idle Mode Off																					
SW Reset	Idle Mode Off																					
HW Reset	Idle Mode Off																					

7.2.24. IDMON (39h)

Command Set		IDMON																																											
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default																																			
1 st Parameter	Write	Idle on																																											
Description	<p>This command is used to enter into Idle mode on. There will be no abnormal visible effect on the display mode change transition. In the Idle mode. Color expression is reduced. The primary and the secondary colors using MSB of each R,G and B in the Frame Memory, 8 color depth data is displayed. 8-Color mode frame frequency is applied. Exit from IDMON by Idle Mode Off (38h) command.</p>  <table border="1"> <thead> <tr> <th>Reduced Color</th> <th>R[5:0]</th> <th>G[5:0]</th> <th>B[5:0]</th> </tr> </thead> <tbody> <tr> <td>Black</td> <td>0XXXX</td> <td>0XXXX</td> <td>0XXXX</td> </tr> <tr> <td>Blue</td> <td>0XXXX</td> <td>0XXXX</td> <td>1XXXX</td> </tr> <tr> <td>Red</td> <td>1XXXX</td> <td>0XXXX</td> <td>0XXXX</td> </tr> <tr> <td>Magenta</td> <td>1XXXX</td> <td>0XXXX</td> <td>1XXXX</td> </tr> <tr> <td>Green</td> <td>0XXXX</td> <td>1XXXX</td> <td>0XXXX</td> </tr> <tr> <td>Cyan</td> <td>0XXXX</td> <td>1XXXX</td> <td>1XXXX</td> </tr> <tr> <td>Yellow</td> <td>1XXXX</td> <td>1XXXX</td> <td>0XXXX</td> </tr> <tr> <td>White</td> <td>1XXXX</td> <td>1XXXX</td> <td>1XXXX</td> </tr> </tbody> </table>									Reduced Color	R[5:0]	G[5:0]	B[5:0]	Black	0XXXX	0XXXX	0XXXX	Blue	0XXXX	0XXXX	1XXXX	Red	1XXXX	0XXXX	0XXXX	Magenta	1XXXX	0XXXX	1XXXX	Green	0XXXX	1XXXX	0XXXX	Cyan	0XXXX	1XXXX	1XXXX	Yellow	1XXXX	1XXXX	0XXXX	White	1XXXX	1XXXX	1XXXX
Reduced Color	R[5:0]	G[5:0]	B[5:0]																																										
Black	0XXXX	0XXXX	0XXXX																																										
Blue	0XXXX	0XXXX	1XXXX																																										
Red	1XXXX	0XXXX	0XXXX																																										
Magenta	1XXXX	0XXXX	1XXXX																																										
Green	0XXXX	1XXXX	0XXXX																																										
Cyan	0XXXX	1XXXX	1XXXX																																										
Yellow	1XXXX	1XXXX	0XXXX																																										
White	1XXXX	1XXXX	1XXXX																																										
Restriction	This command has no effect when module is already in idle on mode.																																												
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>									Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes																								
Status	Availability																																												
Normal Mode on,Idle Mode Off,Sleep Out	Yes																																												
Normal Mode on,Idle Mode On,Sleep Out	Yes																																												
Partial Mode on,Idle Mode Off,Sleep Out	Yes																																												
Partial Mode on,Idle Mode On,Sleep Out	Yes																																												
Sleep In	Yes																																												
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode On</td> </tr> <tr> <td>SW Reset</td> <td>Idle Mode On</td> </tr> <tr> <td>HW Reset</td> <td>Idle Mode On</td> </tr> </tbody> </table>									Status	Default Value(D7 to D0)	Power On Sequence	Idle Mode On	SW Reset	Idle Mode On	HW Reset	Idle Mode On																												
Status	Default Value(D7 to D0)																																												
Power On Sequence	Idle Mode On																																												
SW Reset	Idle Mode On																																												
HW Reset	Idle Mode On																																												

7.2.25. COLMOD (3Ah)

Command Set		COLMOD																				
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default												
1 st Parameter	Write									pxl_fmt 01H												
Description	This command is used to define the format of RGB picture data, pxl_fmt = 0, 6-6-6; pxl_fmt = 1, 5-6-5.																					
Restriction	This command has no effect when module is already in Idle off mode.																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>										Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					
Partial Mode on,Idle Mode On,Sleep Out	Yes																					
Sleep In	Yes																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h01</td> </tr> <tr> <td>SW Reset</td> <td>8'h01</td> </tr> <tr> <td>HW Reset</td> <td>8'h01</td> </tr> </tbody> </table>										Status	Default Value(D7 to D0)	Power On Sequence	8'h01	SW Reset	8'h01	HW Reset	8'h01					
Status	Default Value(D7 to D0)																					
Power On Sequence	8'h01																					
SW Reset	8'h01																					
HW Reset	8'h01																					

7.3. Customer Command List and Description

7.3.1. MACTL_USR (40h)

Command Set		MACTL_USR									
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default	
1 st Parameter	Write	usr_my	usr_mx	usr_mv	usr_ml	usr_bgr			usr_rev	00H	
Description	These registers make “XOR” logic with MADCTR (36H). In case of default 36H values are not what you need.										
Restriction	-										

7.3.2. BUS_WD (41h)

Command Set		BUS_WD								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write			bus16_type[1:0]				bus_width[1:0]		00H
Description	Illustrated in section 6.4.5~6.4.9 and 6.4.14~6.4.15									
Restriction										

7.3.3. QSPI_DCTL (43h)

Command Set		QSPI_DCTL								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write				qspi_bg r			qspi_du mmy	qspi_sb yte	00H
Description	qspi_bgr is illustrated in section 6.4.13 qspi_sbyte is illustrated in section 6.4.12 qspi_dummy : “1” insert 8 dummy clocks between address and data.									
Restriction	-									

7.3.4. FSM_V-Porch (44-49h)

Command Set		FSM_V-Porch														
Address	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default						
44h	Write			fsm_vbp[5:0]						05H						
45h	Write			fsm_vfp[5:0]						05H						
46h	Write			fsm_hbp_o[5:0]						0AH						
47h	Write			fsm_hfp_o[5:0]						0AH						
48h	Write			fsm_hbp_e[5:0]						1AH						
49h	Write			fsm_hfp_e[5:0]						1AH						
Description	fsm_vbp[5:0]: internal scan vbp; fsm_vfp[5:0]: internal scan vfp; fsm_hbp_o[5:0]: internal scan hbp for odd line; fsm_hfp_o[5:0]: internal scan hfp for odd line; fsm_hbp_e[5:0]: internal scan hbp for even line; fsm_hfp_e[5:0]: internal scan hfp for even line;															
Restriction	-															

7.3.5. SCAN_VRES (4A-4Bh)

Command Set		SCAN_VRES																
Address	Write/ Read	D7	D6	D5	D4	D3	D2	D1	D0	Default								
4Ah	Multi-W								v_res[8]	01H								
		v_res[7:0]								0FH								
4Bh	Multi-W								h_res[8]	01H								
		h_res[7:0]								0FH								
Description	v_res[8:0]: Scan vertical resolution; h_res[8:0]: Scan horizontal resolution;																	
Restriction	-																	

7.3.6. RGB_H-Porch (4C-4Fh)

Command Set		RGB_H-Porch														
Address	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default						
4Ch	Write			rgb_hbp_o[5:0]						1AH						
4Dh	Write			rgb_hfp_o[5:0]						1AH						
4Eh	Write			rgb_hbp_e[5:0]						0AH						
4Fh	Write			rgb_hfp_e[5:0]						0AH						
Description	rgb_hbp_o[5:0]: rgb scan hbp for odd line; rgb_hfp_o[5:0]: rgb scan hfp for odd line; rgb_hbp_e[5:0]: rgb scan hbp for even line; rgb_hfp_e[5:0]: rgb scan hfp for even line;															
Restriction	-															

7.3.7. GATE_SCAN (50h)

Command Set		GATE_SCAN								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write								gate_scan_seq[1:0]	03H
Description	gate_scan_seq[1:0]: 2'b00 : gate scan sequence 1 ->2 -> 3 -> 4 2'b01 : gate scan sequence 1-> 2 -> 4 -> 3 2'b10 : gate scan sequence in odd frame 1->2->3->4 gate scan sequence in even frame 2->1->4->3 2'b11 : gate scan sequence in odd frame 1->2->4->3 gate scan sequence in even frame 2->1->3->4									
Restriction	-									

7.3.8. GATE_Setting (51h)

Command Set		GATE_Setting																	
Address	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default									
51h	Write	gate_st_o[7:0]																	
52h	Write	gate_ed_o[7:0]																	
53h	Write	gate_st_e[7:0]																	
54h	Write	gate_ed_e[7:0]																	
Description	gate_st_o[7:0]: Gate odd enables start position setting. gate_ed_o[7:0]: Gate odd enables end position setting. gate_st_e[7:0]: Gate even enables start position setting. gate_ed_e[7:0]: Gate even enables end position setting.																		
Restriction	-																		

7.3.9. PANEL_CTRL (55h)

Command Set		PANEL_CTRL								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write				src_ss				gate_gs	10H
Description	panel display settings: SRC_SS: source reverse scan control. “1” is reverse, “0” is normal. GATE_GS: gate reverse scan control. “1” is reverse, “0” is normal.									
Restriction	-									

7.3.10. PTL_DAT (68h)

Command Set		PTL_DAT								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write								ptl_dat_ sel	00H
Description	partial invalid area pixel select, “1” : fill source data with “1” “0” : fill source data with “0”									
Restriction	-									

7.3.11. LVD_SET (6Eh)

Command Set		LVD_SET																																	
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default																									
1 st Parameter	Write				lvd_en				lvd_adj[2:0]	04H																									
		LVD_EN : Enable LVD block. <table border="1"> <thead> <tr> <th>LVD_EN</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable LVD block</td> </tr> <tr> <td>1</td> <td>Enable LVD block</td> </tr> </tbody> </table> LVD_ADJ[2:0]: Low voltage detector range <table border="1"> <thead> <tr> <th>LVD_ADJ[2:0]</th> <th>Value (V)</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>2.86</td> </tr> <tr> <td>001</td> <td>2.76</td> </tr> <tr> <td>010</td> <td>2.66</td> </tr> <tr> <td>011</td> <td>2.56</td> </tr> <tr> <td>100</td> <td>2.36</td> </tr> <tr> <td>101</td> <td>2.16</td> </tr> <tr> <td>110</td> <td>1.96</td> </tr> <tr> <td>111</td> <td>1.76</td> </tr> </tbody> </table>										LVD_EN	Description	0	Disable LVD block	1	Enable LVD block	LVD_ADJ[2:0]	Value (V)	000	2.86	001	2.76	010	2.66	011	2.56	100	2.36	101	2.16	110	1.96	111	1.76
LVD_EN	Description																																		
0	Disable LVD block																																		
1	Enable LVD block																																		
LVD_ADJ[2:0]	Value (V)																																		
000	2.86																																		
001	2.76																																		
010	2.66																																		
011	2.56																																		
100	2.36																																		
101	2.16																																		
110	1.96																																		
111	1.76																																		
Restriction	-																																		

7.3.12. USR_GVDD (6Fh)

Command Set		USR_GVDD								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write	usr_gvdd[6:0]								16H
Description	GVDD level adjustment:									
	usr_gvdd[6:0]	GVDD	usr_gvdd[6:0]	GVDD	usr_gvdd[6:0]	GVDD	usr_gvdd[6:0]	GVDD		
	0000000	6.2224	0100000	5.7105	1000000	5.1985	1100000	6.2374		
	0000001	6.2065	0100001	5.6945	1000001	5.1825	1100001	6.2374		
	0000010	6.1905	0100010	5.6785	1000010	5.1665	1100010	6.2374		
	0000011	6.1745	0100011	5.6625	1000011	5.1505	1100011	6.2374		
	0000100	6.1585	0100100	5.6465	1000100	5.1345	1100100	6.2374		
	0000101	6.1425	0100101	5.6305	1000101	5.1185	1100101	6.2374		
	0000110	6.1265	0100110	5.6145	1000110	5.1025	1100110	6.2374		
	0000111	6.1105	0100111	5.5985	1000111	5.0866	1100111	6.2374		
	0001000	6.0945	0101000	5.5825	1001000	5.0706	1101000	6.2374		
	0001001	6.0785	0101001	5.5665	1001001	5.0546	1101001	6.2374		
	0001010	6.0625	0101010	5.5505	1001010	5.0386	1101010	6.2374		
	0001011	6.0465	0101011	5.5345	1001011	5.0226	1101011	6.2374		
	0001100	6.0305	0101100	5.5185	1001100	5.0066	1101100	6.2374		
	0001101	6.0145	0101101	5.5025	1001101	4.9906	1101101	6.2374		
	0001110	5.9985	0101110	5.4865	1001110	4.9746	1101110	6.2374		
	0001111	5.9825	0101111	5.4705	1001111	4.9586	1101111	6.2374		
	0010000	5.9665	0110000	5.4545	1010000	4.9426	1110000	6.2374		
	0010001	5.9505	0110001	5.4385	1010001	4.9266	1110001	6.2374		
	0010010	5.9345	0110010	5.4225	1010010	4.9106	1110010	6.2374		
	0010011	5.9185	0110011	5.4065	1010011	4.8946	1110011	6.2374		
	0010100	5.9025	0110100	5.3905	1010100	4.8786	1110100	6.2374		
	0010101	5.8865	0110101	5.3745	1010101	4.8626	1110101	6.2374		
	0010110	5.8705	0110110	5.3585	1010110	4.8466	1110110	6.2374		
	0010111	5.8545	0110111	5.3425	1010111	4.8306	1110111	6.2374		
	0011000	5.8385	0111000	5.3265	1011000	4.8146	1111000	6.2374		
	0011001	5.8225	0111001	5.3105	1011001	4.7986	1111001	6.2374		
	0011010	5.8065	0111010	5.2945	1011010	4.7826	1111010	6.2374		
	0011011	5.7905	0111011	5.2785	1011011	4.7666	1111011	6.2374		
	0011100	5.7745	0111100	5.2625	1011100	4.7506	1111100	6.2374		
	0011101	5.7585	0111101	5.2465	1011101	4.7346	1111101	6.2374		
	0011110	5.7425	0111110	5.2305	1011110	4.7186	1111110	6.2374		
	0011111	5.7265	0111111	5.2145	1011111	4.7026	1111111	6.2374		
Restriction	-									

7.3.13. USR_GVCL (78h)

Command Set		USR_GVCL																																																																																																																																																																																																																																																																																																																																																																																																																															
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																																																																																																																																																																																																																																																																																																																																																																																							
1 st Parameter	Write	usr_gvcl[6:0]								47H																																																																																																																																																																																																																																																																																																																																																																																																																							
GVCL LDO output voltage level adjustment:																																																																																																																																																																																																																																																																																																																																																																																																																																	
<table border="1"> <thead> <tr> <th>gvcl adj[6:0]</th><th>GVCL</th><th>gvcl adj[6:0]</th><th>GVCL</th><th>gvcl adj[6:0]</th><th>GVCL</th><th>gvcl adj[6:0]</th><th>GVCL</th><th>gvcl adj[6:0]</th><th>GVCL</th><th>gvcl adj[6:0]</th><th>GVCL</th></tr> </thead> <tbody> <tr><td>0000000</td><td>-4.7371</td><td>0100000</td><td>-4.2253</td><td>1000000</td><td>-3.7135</td><td>1100000</td><td>-3.2018</td><td></td><td></td><td></td><td></td></tr> <tr><td>0000001</td><td>-4.7211</td><td>0100001</td><td>-4.2093</td><td>1000001</td><td>-3.6975</td><td>1100001</td><td>-3.1858</td><td></td><td></td><td></td><td></td></tr> <tr><td>0000010</td><td>-4.7051</td><td>0100010</td><td>-4.1933</td><td>1000010</td><td>-3.6815</td><td>1100010</td><td>-3.1699</td><td></td><td></td><td></td><td></td></tr> <tr><td>0000011</td><td>-4.6891</td><td>0100011</td><td>-4.1773</td><td>1000011</td><td>-3.6655</td><td>1100011</td><td>-3.1539</td><td></td><td></td><td></td><td></td></tr> <tr><td>0000100</td><td>-4.6731</td><td>0100100</td><td>-4.1613</td><td>1000100</td><td>-3.6495</td><td>1100100</td><td>-3.1379</td><td></td><td></td><td></td><td></td></tr> <tr><td>0000101</td><td>-4.6572</td><td>0100101</td><td>-4.1453</td><td>1000101</td><td>-3.6336</td><td>1100101</td><td>-3.1219</td><td></td><td></td><td></td><td></td></tr> <tr><td>0000110</td><td>-4.6412</td><td>0100110</td><td>-4.1293</td><td>1000110</td><td>-3.6176</td><td>1100110</td><td>-3.1059</td><td></td><td></td><td></td><td></td></tr> <tr><td>0000111</td><td>-4.6252</td><td>0100111</td><td>-4.1133</td><td>1000111</td><td>-3.6016</td><td>1100111</td><td>-3.0899</td><td></td><td></td><td></td><td></td></tr> <tr><td>0001000</td><td>-4.6092</td><td>0101000</td><td>-4.0973</td><td>1001000</td><td>-3.5856</td><td>1101000</td><td>-3.0739</td><td></td><td></td><td></td><td></td></tr> <tr><td>0001001</td><td>-4.5932</td><td>0101001</td><td>-4.0814</td><td>1001001</td><td>-3.5696</td><td>1101001</td><td>-3.0579</td><td></td><td></td><td></td><td></td></tr> <tr><td>0001010</td><td>-4.5772</td><td>0101010</td><td>-4.0654</td><td>1001010</td><td>-3.5536</td><td>1101010</td><td>-3.0419</td><td></td><td></td><td></td><td></td></tr> <tr><td>0001011</td><td>-4.5612</td><td>0101011</td><td>-4.0494</td><td>1001011</td><td>-3.5376</td><td>1101011</td><td>-3.0259</td><td></td><td></td><td></td><td></td></tr> <tr><td>0001100</td><td>-4.5452</td><td>0101100</td><td>-4.0334</td><td>1001100</td><td>-3.5216</td><td>1101100</td><td>-3.0099</td><td></td><td></td><td></td><td></td></tr> <tr><td>0001101</td><td>-4.5292</td><td>0101101</td><td>-4.0174</td><td>1001101</td><td>-3.5056</td><td>1101101</td><td>-2.9939</td><td></td><td></td><td></td><td></td></tr> <tr><td>0001110</td><td>-4.5132</td><td>0101110</td><td>-4.0014</td><td>1001110</td><td>-3.4896</td><td>1101110</td><td>-2.978</td><td></td><td></td><td></td><td></td></tr> <tr><td>0001111</td><td>-4.4972</td><td>0101111</td><td>-3.9854</td><td>1001111</td><td>-3.4736</td><td>1101111</td><td>-2.962</td><td></td><td></td><td></td><td></td></tr> <tr><td>0010000</td><td>-4.4812</td><td>0110000</td><td>-3.9694</td><td>1010000</td><td>-3.4577</td><td>1110000</td><td>-2.946</td><td></td><td></td><td></td><td></td></tr> <tr><td>0010001</td><td>-4.4652</td><td>0110001</td><td>-3.9534</td><td>1010001</td><td>-3.4417</td><td>1110001</td><td>-2.93</td><td></td><td></td><td></td><td></td></tr> <tr><td>0010010</td><td>-4.4492</td><td>0110010</td><td>-3.9374</td><td>1010010</td><td>-3.4257</td><td>1110010</td><td>-2.914</td><td></td><td></td><td></td><td></td></tr> <tr><td>0010011</td><td>-4.4332</td><td>0110011</td><td>-3.9214</td><td>1010011</td><td>-3.4097</td><td>1110011</td><td>-2.898</td><td></td><td></td><td></td><td></td></tr> <tr><td>0010100</td><td>-4.4172</td><td>0110100</td><td>-3.9054</td><td>1010100</td><td>-3.3937</td><td>1110100</td><td>-2.882</td><td></td><td></td><td></td><td></td></tr> <tr><td>0010101</td><td>-4.4012</td><td>0110101</td><td>-3.8894</td><td>1010101</td><td>-3.3777</td><td>1110101</td><td>-2.866</td><td></td><td></td><td></td><td></td></tr> <tr><td>0010110</td><td>-4.3852</td><td>0110110</td><td>-3.8734</td><td>1010110</td><td>-3.3617</td><td>1110110</td><td>-2.85</td><td></td><td></td><td></td><td></td></tr> <tr><td>0010111</td><td>-4.3693</td><td>0110111</td><td>-3.8574</td><td>1010111</td><td>-3.3457</td><td>1110111</td><td>-2.834</td><td></td><td></td><td></td><td></td></tr> <tr><td>0011000</td><td>-4.3533</td><td>0111000</td><td>-3.8415</td><td>1011000</td><td>-3.3297</td><td>1111000</td><td>-2.8181</td><td></td><td></td><td></td><td></td></tr> <tr><td>0011001</td><td>-4.3373</td><td>0111001</td><td>-3.8255</td><td>1011001</td><td>-3.3138</td><td>1111001</td><td>-2.8021</td><td></td><td></td><td></td><td></td></tr> <tr><td>0011010</td><td>-4.3213</td><td>0111010</td><td>-3.8095</td><td>1011010</td><td>-3.2978</td><td>1111010</td><td>-2.7861</td><td></td><td></td><td></td><td></td></tr> <tr><td>0011011</td><td>-4.3053</td><td>0111011</td><td>-3.7935</td><td>1011011</td><td>-3.2818</td><td>1111011</td><td>-2.7701</td><td></td><td></td><td></td><td></td></tr> <tr><td>0011100</td><td>-4.2893</td><td>0111100</td><td>-3.7775</td><td>1011100</td><td>-3.2658</td><td>1111100</td><td>-2.7541</td><td></td><td></td><td></td><td></td></tr> <tr><td>0011101</td><td>-4.2733</td><td>0111101</td><td>-3.7615</td><td>1011101</td><td>-3.2498</td><td>1111101</td><td>-2.7381</td><td></td><td></td><td></td><td></td></tr> <tr><td>0011110</td><td>-4.2573</td><td>0111110</td><td>-3.7455</td><td>1011110</td><td>-3.2338</td><td>1111110</td><td>-2.7221</td><td></td><td></td><td></td><td></td></tr> <tr><td>0011111</td><td>-4.2413</td><td>0111111</td><td>-3.7295</td><td>1011111</td><td>-3.2178</td><td>1111111</td><td>-2.7061</td><td></td><td></td><td></td><td></td></tr> <tr> <td>Restriction</td><td>-</td><td colspan="9"></td></tr> </tbody> </table>	gvcl adj[6:0]									GVCL	gvcl adj[6:0]	GVCL	gvcl adj[6:0]	GVCL	gvcl adj[6:0]	GVCL	gvcl adj[6:0]	GVCL	gvcl adj[6:0]	GVCL	0000000	-4.7371	0100000	-4.2253	1000000	-3.7135	1100000	-3.2018					0000001	-4.7211	0100001	-4.2093	1000001	-3.6975	1100001	-3.1858					0000010	-4.7051	0100010	-4.1933	1000010	-3.6815	1100010	-3.1699					0000011	-4.6891	0100011	-4.1773	1000011	-3.6655	1100011	-3.1539					0000100	-4.6731	0100100	-4.1613	1000100	-3.6495	1100100	-3.1379					0000101	-4.6572	0100101	-4.1453	1000101	-3.6336	1100101	-3.1219					0000110	-4.6412	0100110	-4.1293	1000110	-3.6176	1100110	-3.1059					0000111	-4.6252	0100111	-4.1133	1000111	-3.6016	1100111	-3.0899					0001000	-4.6092	0101000	-4.0973	1001000	-3.5856	1101000	-3.0739					0001001	-4.5932	0101001	-4.0814	1001001	-3.5696	1101001	-3.0579					0001010	-4.5772	0101010	-4.0654	1001010	-3.5536	1101010	-3.0419					0001011	-4.5612	0101011	-4.0494	1001011	-3.5376	1101011	-3.0259					0001100	-4.5452	0101100	-4.0334	1001100	-3.5216	1101100	-3.0099					0001101	-4.5292	0101101	-4.0174	1001101	-3.5056	1101101	-2.9939					0001110	-4.5132	0101110	-4.0014	1001110	-3.4896	1101110	-2.978					0001111	-4.4972	0101111	-3.9854	1001111	-3.4736	1101111	-2.962					0010000	-4.4812	0110000	-3.9694	1010000	-3.4577	1110000	-2.946					0010001	-4.4652	0110001	-3.9534	1010001	-3.4417	1110001	-2.93					0010010	-4.4492	0110010	-3.9374	1010010	-3.4257	1110010	-2.914					0010011	-4.4332	0110011	-3.9214	1010011	-3.4097	1110011	-2.898					0010100	-4.4172	0110100	-3.9054	1010100	-3.3937	1110100	-2.882					0010101	-4.4012	0110101	-3.8894	1010101	-3.3777	1110101	-2.866					0010110	-4.3852	0110110	-3.8734	1010110	-3.3617	1110110	-2.85					0010111	-4.3693	0110111	-3.8574	1010111	-3.3457	1110111	-2.834					0011000	-4.3533	0111000	-3.8415	1011000	-3.3297	1111000	-2.8181					0011001	-4.3373	0111001	-3.8255	1011001	-3.3138	1111001	-2.8021					0011010	-4.3213	0111010	-3.8095	1011010	-3.2978	1111010	-2.7861					0011011	-4.3053	0111011	-3.7935	1011011	-3.2818	1111011	-2.7701					0011100	-4.2893	0111100	-3.7775	1011100	-3.2658	1111100	-2.7541					0011101	-4.2733	0111101	-3.7615	1011101	-3.2498	1111101	-2.7381					0011110	-4.2573	0111110	-3.7455	1011110	-3.2338	1111110	-2.7221					0011111	-4.2413	0111111	-3.7295	1011111	-3.2178	1111111	-2.7061					Restriction	-											
gvcl adj[6:0]	GVCL	gvcl adj[6:0]	GVCL	gvcl adj[6:0]	GVCL	gvcl adj[6:0]	GVCL	gvcl adj[6:0]	GVCL	gvcl adj[6:0]	GVCL																																																																																																																																																																																																																																																																																																																																																																																																																						
0000000	-4.7371	0100000	-4.2253	1000000	-3.7135	1100000	-3.2018																																																																																																																																																																																																																																																																																																																																																																																																																										
0000001	-4.7211	0100001	-4.2093	1000001	-3.6975	1100001	-3.1858																																																																																																																																																																																																																																																																																																																																																																																																																										
0000010	-4.7051	0100010	-4.1933	1000010	-3.6815	1100010	-3.1699																																																																																																																																																																																																																																																																																																																																																																																																																										
0000011	-4.6891	0100011	-4.1773	1000011	-3.6655	1100011	-3.1539																																																																																																																																																																																																																																																																																																																																																																																																																										
0000100	-4.6731	0100100	-4.1613	1000100	-3.6495	1100100	-3.1379																																																																																																																																																																																																																																																																																																																																																																																																																										
0000101	-4.6572	0100101	-4.1453	1000101	-3.6336	1100101	-3.1219																																																																																																																																																																																																																																																																																																																																																																																																																										
0000110	-4.6412	0100110	-4.1293	1000110	-3.6176	1100110	-3.1059																																																																																																																																																																																																																																																																																																																																																																																																																										
0000111	-4.6252	0100111	-4.1133	1000111	-3.6016	1100111	-3.0899																																																																																																																																																																																																																																																																																																																																																																																																																										
0001000	-4.6092	0101000	-4.0973	1001000	-3.5856	1101000	-3.0739																																																																																																																																																																																																																																																																																																																																																																																																																										
0001001	-4.5932	0101001	-4.0814	1001001	-3.5696	1101001	-3.0579																																																																																																																																																																																																																																																																																																																																																																																																																										
0001010	-4.5772	0101010	-4.0654	1001010	-3.5536	1101010	-3.0419																																																																																																																																																																																																																																																																																																																																																																																																																										
0001011	-4.5612	0101011	-4.0494	1001011	-3.5376	1101011	-3.0259																																																																																																																																																																																																																																																																																																																																																																																																																										
0001100	-4.5452	0101100	-4.0334	1001100	-3.5216	1101100	-3.0099																																																																																																																																																																																																																																																																																																																																																																																																																										
0001101	-4.5292	0101101	-4.0174	1001101	-3.5056	1101101	-2.9939																																																																																																																																																																																																																																																																																																																																																																																																																										
0001110	-4.5132	0101110	-4.0014	1001110	-3.4896	1101110	-2.978																																																																																																																																																																																																																																																																																																																																																																																																																										
0001111	-4.4972	0101111	-3.9854	1001111	-3.4736	1101111	-2.962																																																																																																																																																																																																																																																																																																																																																																																																																										
0010000	-4.4812	0110000	-3.9694	1010000	-3.4577	1110000	-2.946																																																																																																																																																																																																																																																																																																																																																																																																																										
0010001	-4.4652	0110001	-3.9534	1010001	-3.4417	1110001	-2.93																																																																																																																																																																																																																																																																																																																																																																																																																										
0010010	-4.4492	0110010	-3.9374	1010010	-3.4257	1110010	-2.914																																																																																																																																																																																																																																																																																																																																																																																																																										
0010011	-4.4332	0110011	-3.9214	1010011	-3.4097	1110011	-2.898																																																																																																																																																																																																																																																																																																																																																																																																																										
0010100	-4.4172	0110100	-3.9054	1010100	-3.3937	1110100	-2.882																																																																																																																																																																																																																																																																																																																																																																																																																										
0010101	-4.4012	0110101	-3.8894	1010101	-3.3777	1110101	-2.866																																																																																																																																																																																																																																																																																																																																																																																																																										
0010110	-4.3852	0110110	-3.8734	1010110	-3.3617	1110110	-2.85																																																																																																																																																																																																																																																																																																																																																																																																																										
0010111	-4.3693	0110111	-3.8574	1010111	-3.3457	1110111	-2.834																																																																																																																																																																																																																																																																																																																																																																																																																										
0011000	-4.3533	0111000	-3.8415	1011000	-3.3297	1111000	-2.8181																																																																																																																																																																																																																																																																																																																																																																																																																										
0011001	-4.3373	0111001	-3.8255	1011001	-3.3138	1111001	-2.8021																																																																																																																																																																																																																																																																																																																																																																																																																										
0011010	-4.3213	0111010	-3.8095	1011010	-3.2978	1111010	-2.7861																																																																																																																																																																																																																																																																																																																																																																																																																										
0011011	-4.3053	0111011	-3.7935	1011011	-3.2818	1111011	-2.7701																																																																																																																																																																																																																																																																																																																																																																																																																										
0011100	-4.2893	0111100	-3.7775	1011100	-3.2658	1111100	-2.7541																																																																																																																																																																																																																																																																																																																																																																																																																										
0011101	-4.2733	0111101	-3.7615	1011101	-3.2498	1111101	-2.7381																																																																																																																																																																																																																																																																																																																																																																																																																										
0011110	-4.2573	0111110	-3.7455	1011110	-3.2338	1111110	-2.7221																																																																																																																																																																																																																																																																																																																																																																																																																										
0011111	-4.2413	0111111	-3.7295	1011111	-3.2178	1111111	-2.7061																																																																																																																																																																																																																																																																																																																																																																																																																										
Restriction	-																																																																																																																																																																																																																																																																																																																																																																																																																																

7.3.14. USR_VGSP (7A)

Command Set		USR_VGSP								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write	usr_vgsp[6:0]								3FH
Description	VGSP level adjustment									
	vgsp_adj[6:0]	VGSP	vgsp_adj[6:0]	VGSP	vgsp_adj[6:0]	VGSP	vgsp_adj[6:0]	VGSP	vgsp_adj[6:0]	VGSP
	0000000	2.064	0100000	1.552	1000000	1.04	1100000	0.528		
	0000001	2.048	0100001	1.536	1000001	1.024	1100001	0.512		
	0000010	2.032	0100010	1.52	1000010	1.008	1100010	0.496		
	0000011	2.016	0100011	1.504	1000011	0.992	1100011	0.48		
	0000100	2	0100100	1.488	1000100	0.976	1100100	0.464		
	0000101	1.984	0100101	1.472	1000101	0.96	1100101	0.448		
	0000110	1.968	0100110	1.456	1000110	0.944	1100110	0.432		
	0000111	1.952	0100111	1.44	1000111	0.928	1100111	0.416		
	0001000	1.936	0101000	1.424	1001000	0.912	1101000	0.4		
	0001001	1.92	0101001	1.408	1001001	0.896	1101001	0.384		
	0001010	1.904	0101010	1.392	1001010	0.88	1101010	0.368		
	0001011	1.888	0101011	1.376	1001011	0.864	1101011	0.352		
	0001100	1.872	0101100	1.36	1001100	0.848	1101100	0.336		
	0001101	1.856	0101101	1.344	1001101	0.832	1101101	0.32		
	0001110	1.84	0101110	1.328	1001110	0.816	1101110	0.304		
	0001111	1.824	0101111	1.312	1001111	0.8	1101111	0.288		
	0010000	1.808	0110000	1.296	1010000	0.784	1110000	0.272		
	0010001	1.792	0110001	1.28	1010001	0.768	1110001	0.256		
	0010010	1.776	0110010	1.264	1010010	0.752	1110010	0.24		
	0010011	1.76	0110011	1.248	1010011	0.736	1110011	0.224		
	0010100	1.744	0110100	1.232	1010100	0.72	1110100	0.208		
	0010101	1.728	0110101	1.216	1010101	0.704	1110101	0.192		
	0010110	1.712	0110110	1.2	1010110	0.688	1110110	0.176		
	0010111	1.696	0110111	1.184	1010111	0.672	1110111	0.16		
	0011000	1.68	0111000	1.168	1011000	0.656	1111000	0.144		
	0011001	1.664	0111001	1.152	1011001	0.64	1111001	0.128		
	0011010	1.648	0111010	1.136	1011010	0.624	1111010	0.112		
	0011011	1.632	0111011	1.12	1011011	0.608	1111011	0.096		
	0011100	1.616	0111100	1.104	1011100	0.592	1111100	0.080		
	0011101	1.6	0111101	1.088	1011101	0.576	1111101	0.064		
	0011110	1.584	0111110	1.072	1011110	0.56	1111110	0.048		
	0011111	1.568	0111111	1.056	1011111	0.544	1111111	0.032		
Restriction	-									

7.3.15. GVREF2V (7Ch)

Command Set		GVREF2V									
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default	
1 st Parameter	Write					gvref2v[3:0]					07H
Description	gvref2v[3:0]:VREF2V level adjustment										
	VREF2V_ADJ[3:0]		Vref	VREF2V_ADJ[3:0]		Vref					
	0000		2.1919	1000		2.0639					
	0001		2.176	1001		2.0479					
	0010		2.16	1010		2.0319					
	0011		2.144	1011		2.0159					
	0100		2.128	1100		1.9999					
	0101		2.112	1101		1.9839					
	0110		2.096	1110		1.9679					
	0111		2.08	1111		1.9519					
Restriction	-										

7.3.16. VDDS_TRIM (7Dh)

Command Set		VDDS_TRIM																										
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default																		
1 st Parameter	Write							vdds_trim[2:0]		00H																		
Description	<table border="1"> <thead> <tr> <th>VDDS_TRIM[2:0]</th><th>Value (V)</th></tr> </thead> <tbody> <tr><td>000</td><td>1.79</td></tr> <tr><td>001</td><td>1.90</td></tr> <tr><td>010</td><td>2.03</td></tr> <tr><td>011</td><td>2.07</td></tr> <tr><td>100</td><td>2.15</td></tr> <tr><td>101</td><td>2.23</td></tr> <tr><td>110</td><td>2.40</td></tr> <tr><td>111</td><td>2.50</td></tr> </tbody> </table>										VDDS_TRIM[2:0]	Value (V)	000	1.79	001	1.90	010	2.03	011	2.07	100	2.15	101	2.23	110	2.40	111	2.50
VDDS_TRIM[2:0]	Value (V)																											
000	1.79																											
001	1.90																											
010	2.03																											
011	2.07																											
100	2.15																											
101	2.23																											
110	2.40																											
111	2.50																											
Restriction	-																											

7.3.17. Gamma P Selection (80h~92h)

Command Set		Gamma P Selection														
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default						
80h	Write			gam_vrp0[5:0]						00h						
81h	Write			gam_vrp1[5:0]						00h						
82h	Write			gam_vrp2[5:0]						00h						
83h	Write			gam_vrp3[5:0]						00h						
84h	Write			gam_vrp4[5:0]						00h						
85h	Write			gam_vrp5[5:0]						00h						
86h	Write		gam_prp0[6:0]							00h						
87h	Write		gam_prp1[6:0]							00h						
88h	Write				gam_pkp0[4:0]											
89h	Write				gam_pkp1[4:0]											
8Ah	Write				gam_pkp2[4:0]											
8Bh	Write				gam_pkp3[4:0]											
8Ch	Write				gam_pkp4[4:0]											
8Dh	Write				gam_pkp5[4:0]											
8Eh	Write				gam_pkp6[4:0]											
8Fh	Write				gam_pkp7[4:0]											
90h	Write				gam_pkp8[4:0]											
91h	Write				gam_pkp9[4:0]											
92h	Write				gam_pkp10[4:0]											
Description	Gamma adjusts registers. See gamma correction section for reference.															
Restriction	-															

7.3.18. Gamma N Selection (A0~B2h)

Command Set		Gamma N Selection														
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default						
A0h	Write			gam_vrn0[5:0]						00h						
A1h	Write			gam_vrn1[5:0]						00h						
A2h	Write			gam_vrn2[5:0]						00h						
A3h	Write			gam_vrn3[5:0]						00h						
A4h	Write			gam_vrn4[5:0]						00h						
A5h	Write			gam_vrn5[5:0]						00h						
A6h	Write		gam_prn0[6:0]							00h						
A7h	Write		gam_prn1[6:0]							00h						
A8h	Write			gam_pkn0[4:0]						00h						
89h	Write			gam_pkn1[4:0]						00h						
8Ah	Write			gam_pkn2[4:0]						00h						
ABh	Write			gam_pkn3[4:0]						00h						
ACh	Write			gam_pkn4[4:0]						00h						
ADh	Write			gam_pkn5[4:0]						00h						
AEh	Write			gam_pkn6[4:0]						00h						
AFh	Write			gam_pkn7[4:0]						00h						
B0h	Write			gam_pkn8[4:0]						00h						
B1h	Write			gam_pkn9[4:0]						00h						
B2h	Write			gam_pkn10[4:0]						00h						
Description	Gamma adjusts registers. See gamma correction section for reference.															
Restriction	-															

7.3.19. BIAS_VBG (C0h)

Command Set		BIAS_VBG																																																														
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default																																																						
1 st Parameter	Write		bias_adj[2:0]					vbg_adj[3:0]																																																								
Description	<p>bias_adj[2:0]: Adjust the Ibias</p> <table border="1"> <thead> <tr> <th>D2A_BIAS_ADJ[2:0]</th> <th>Current(uA)</th> </tr> </thead> <tbody> <tr><td>000</td><td>1.000</td></tr> <tr><td>001</td><td>1.060</td></tr> <tr><td>010</td><td>1.120</td></tr> <tr><td>011</td><td>1.380</td></tr> <tr><td>100</td><td>2.240</td></tr> <tr><td>101</td><td>0.948</td></tr> <tr><td>110</td><td>0.901</td></tr> <tr><td>111</td><td>0.721</td></tr> </tbody> </table> <p>vbg_adj[3:0] : Adjust the Vout of Bandgap.</p> <table border="1"> <thead> <tr> <th>VBG_ADJ[3:0]</th> <th>Bandgap</th> <th>VBG_ADJ[3:0]</th> <th>Bandgap</th> </tr> </thead> <tbody> <tr><td>0000</td><td>1.316</td><td>1000</td><td>1.326</td></tr> <tr><td>0001</td><td>1.307</td><td>1001</td><td>1.335</td></tr> <tr><td>0010</td><td>1.298</td><td>1010</td><td>1.344</td></tr> <tr><td>0011</td><td>1.289</td><td>1011</td><td>1.353</td></tr> <tr><td>0100</td><td>1.279</td><td>1100</td><td>1.362</td></tr> <tr><td>0101</td><td>1.271</td><td>1101</td><td>1.371</td></tr> <tr><td>0110</td><td>1.252</td><td>1110</td><td>1.39</td></tr> <tr><td>0111</td><td>1.234</td><td>1111</td><td>1.407</td></tr> </tbody> </table>										D2A_BIAS_ADJ[2:0]	Current(uA)	000	1.000	001	1.060	010	1.120	011	1.380	100	2.240	101	0.948	110	0.901	111	0.721	VBG_ADJ[3:0]	Bandgap	VBG_ADJ[3:0]	Bandgap	0000	1.316	1000	1.326	0001	1.307	1001	1.335	0010	1.298	1010	1.344	0011	1.289	1011	1.353	0100	1.279	1100	1.362	0101	1.271	1101	1.371	0110	1.252	1110	1.39	0111	1.234	1111	1.407
D2A_BIAS_ADJ[2:0]	Current(uA)																																																															
000	1.000																																																															
001	1.060																																																															
010	1.120																																																															
011	1.380																																																															
100	2.240																																																															
101	0.948																																																															
110	0.901																																																															
111	0.721																																																															
VBG_ADJ[3:0]	Bandgap	VBG_ADJ[3:0]	Bandgap																																																													
0000	1.316	1000	1.326																																																													
0001	1.307	1001	1.335																																																													
0010	1.298	1010	1.344																																																													
0011	1.289	1011	1.353																																																													
0100	1.279	1100	1.362																																																													
0101	1.271	1101	1.371																																																													
0110	1.252	1110	1.39																																																													
0111	1.234	1111	1.407																																																													
Restriction	-																																																															

7.3.20. MV_CLP (C1h)

Command Set		MV_CLP																												
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default																				
1 st Parameter	Write	avdd_clp_en		avdd_clp[1:0]	avcl_clp_en		avcl_clp[1:0]		BBH																					
Description	avdd_clp_en: AVDD pump clamp enable avdd_clp[1:0]: AVDD pump value adjust <table border="1" style="margin-left: 20px;"> <tr> <th>D2A_AVDD_CLP[1:0]</th> <th>AVDD</th> </tr> <tr> <td>00</td> <td>5.93</td> </tr> <tr> <td>01</td> <td>6.13</td> </tr> <tr> <td>10(def)</td> <td>6.54</td> </tr> <tr> <td>11</td> <td>6.74</td> </tr> </table> avcl_clp_en: AVCL pump clamp enable avcl_clp[1:0]: AVCL pump value adjust <table border="1" style="margin-left: 20px;"> <tr> <th>D2A_AVCL_CLP[1:0]</th> <th>AVCL</th> </tr> <tr> <td>00</td> <td>-4.34</td> </tr> <tr> <td>01</td> <td>-4.55</td> </tr> <tr> <td>10(def)</td> <td>-4.96</td> </tr> <tr> <td>11</td> <td>-5.16</td> </tr> </table>										D2A_AVDD_CLP[1:0]	AVDD	00	5.93	01	6.13	10(def)	6.54	11	6.74	D2A_AVCL_CLP[1:0]	AVCL	00	-4.34	01	-4.55	10(def)	-4.96	11	-5.16
D2A_AVDD_CLP[1:0]	AVDD																													
00	5.93																													
01	6.13																													
10(def)	6.54																													
11	6.74																													
D2A_AVCL_CLP[1:0]	AVCL																													
00	-4.34																													
01	-4.55																													
10(def)	-4.96																													
11	-5.16																													
Restriction																														
-																														

7.3.21. VGH_CLP (C2h)

Command Set		VGH_CLP																									
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default																	
1 st Parameter	Write				vgh_clp _en			vgh_clp[2:0]		15H																	
Description	VGH_CLP_EN: VGH Pump clamp enable signal																										
	<table border="1"> <thead> <tr> <th>VGH CLP EN</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable clamp</td> </tr> <tr> <td>1</td> <td>Enable clamp</td> </tr> </tbody> </table>										VGH CLP EN	Description	0	Disable clamp	1	Enable clamp											
VGH CLP EN	Description																										
0	Disable clamp																										
1	Enable clamp																										
Description	VGH_CLP_ADJ[2:0]: VGH level adjustment																										
	<table border="1"> <thead> <tr> <th>VGH CLP ADJ[2:0]</th> <th>VGH(V)</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>13.36</td> </tr> <tr> <td>001</td> <td>13.77</td> </tr> <tr> <td>010</td> <td>14.17</td> </tr> <tr> <td>011</td> <td>14.58</td> </tr> <tr> <td>100</td> <td>14.98</td> </tr> <tr> <td>101</td> <td>15.39</td> </tr> <tr> <td>110</td> <td>15.79</td> </tr> <tr> <td>111</td> <td>16.197</td> </tr> </tbody> </table>										VGH CLP ADJ[2:0]	VGH(V)	000	13.36	001	13.77	010	14.17	011	14.58	100	14.98	101	15.39	110	15.79	111
VGH CLP ADJ[2:0]	VGH(V)																										
000	13.36																										
001	13.77																										
010	14.17																										
011	14.58																										
100	14.98																										
101	15.39																										
110	15.79																										
111	16.197																										
-																											
-																											
-																											
-																											
-																											
-																											
-																											
-																											

7.3.22. VGL_CLP (C3h)

Command Set		VGL_CLP																									
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default																	
1 st Parameter	Write				vgl_clp _en			vgl_clp[2:0]		12H																	
Description	Vgl_clp_en: VGL pump clamp enable signal (default: 1) Vgl_clp[2:0]: VGL pump clamp value <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Vgl_clp[2:0]</th> <th>VGL (unit:V)</th> </tr> </thead> <tbody> <tr><td>000</td><td>-10.951</td></tr> <tr><td>001</td><td>-10.551</td></tr> <tr><td>010</td><td>-10.150</td></tr> <tr><td>011</td><td>-9.751</td></tr> <tr><td>100</td><td>-9.346</td></tr> <tr><td>101</td><td>-8.946</td></tr> <tr><td>110</td><td>-8.543</td></tr> <tr><td>111</td><td>-8.145</td></tr> </tbody> </table> Default value: 010									Vgl_clp[2:0]	VGL (unit:V)	000	-10.951	001	-10.551	010	-10.150	011	-9.751	100	-9.346	101	-8.946	110	-8.543	111	-8.145
Vgl_clp[2:0]	VGL (unit:V)																										
000	-10.951																										
001	-10.551																										
010	-10.150																										
011	-9.751																										
100	-9.346																										
101	-8.946																										
110	-8.543																										
111	-8.145																										
-																											

7.3.23. MV_TD (C4h)

Command Set		MV_TD								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write		vgh_ski p	vgh_td[1:0]			vgl_ski p	vgl_td[1:0]		22H
Description	vgl_skip: clamp choose function vgl_td[1:0]: Vgl overlap setting									
Restriction	-									

7.3.24. MV_SS_CTRL (C5h)

Command Set		MV_SS_CTRL																			
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default											
1 st Parameter	Write				avdd_ss_en				avcl_ss_en	11H											
Description	AVDD_SS_EN: AVDD Pump soft start enable signal.																				
	<table border="1"> <thead> <tr> <th>AVDD_SS_EN</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Disable soft start</td></tr> <tr> <td>1</td><td>Enable soft start</td></tr> </tbody> </table> AVCL_SS_EN: AVCL Pump soft start enable signal. <table border="1"> <thead> <tr> <th>AVCL_SS_EN</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0</td><td>Disable soft start</td></tr> <tr> <td>1</td><td>Enable soft start</td></tr> </tbody> </table>										AVDD_SS_EN	Description	0	Disable soft start	1	Enable soft start	AVCL_SS_EN	Description	0	Disable soft start	1
AVDD_SS_EN	Description																				
0	Disable soft start																				
1	Enable soft start																				
AVCL_SS_EN	Description																				
0	Disable soft start																				
1	Enable soft start																				
Restriction	-																				

7.3.25. RATIO_CTRL (C6h)

Command Set		RATIO_CTRL																		
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default										
1 st Parameter	Write			avdd_ra tio_sel	avcl_rat io_sel	vgh_ratio_sel[1:0]	vgl_ratio_sel[1:0]			35H										
		avdd_ratio_sel: AVDD pump ratio select																		
Description		<table border="1"> <thead> <tr> <th>avdd_ratio_sel[1:0]</th><th>AVDD</th></tr> </thead> <tbody> <tr> <td>0</td><td>2*VCI</td></tr> <tr> <td>1</td><td>3*VCI</td></tr> </tbody> </table>									avdd_ratio_sel[1:0]	AVDD	0	2*VCI	1	3*VCI				
avdd_ratio_sel[1:0]	AVDD																			
0	2*VCI																			
1	3*VCI																			
avcl_ratio_sel: AVCL pump ratio select																				
<table border="1"> <thead> <tr> <th>avcl_ratio_sel[1:0]</th><th>AVCL</th></tr> </thead> <tbody> <tr> <td>0</td><td>-1*VCI</td></tr> <tr> <td>1</td><td>-2*VCI</td></tr> </tbody> </table>									avcl_ratio_sel[1:0]	AVCL	0	-1*VCI	1	-2*VCI						
avcl_ratio_sel[1:0]	AVCL																			
0	-1*VCI																			
1	-2*VCI																			
vgh_ratio_sel[1:0]: vgh ratio setting																				
		<table border="1"> <thead> <tr> <th>Vgh_ratio_sel[1:0]</th><th>VGH</th></tr> </thead> <tbody> <tr> <td>00</td><td>6*VCIP</td></tr> <tr> <td>01</td><td>7*VCIP</td></tr> <tr> <td>10</td><td>8*VCIP</td></tr> <tr> <td>11</td><td>9*VCIP</td></tr> </tbody> </table>									Vgh_ratio_sel[1:0]	VGH	00	6*VCIP	01	7*VCIP	10	8*VCIP	11	9*VCIP
Vgh_ratio_sel[1:0]	VGH																			
00	6*VCIP																			
01	7*VCIP																			
10	8*VCIP																			
11	9*VCIP																			
vgl_ratio_sel[1:0]: vgl ratio setting																				
<table border="1"> <thead> <tr> <th>Vgl_ratio_sel[1:0]</th><th>VGL</th></tr> </thead> <tbody> <tr> <td>00</td><td>4*VCI</td></tr> <tr> <td>01</td><td>5*VCI</td></tr> <tr> <td>10</td><td>6*VCI</td></tr> <tr> <td>11</td><td>6*VCI</td></tr> </tbody> </table>									Vgl_ratio_sel[1:0]	VGL	00	4*VCI	01	5*VCI	10	6*VCI	11	6*VCI		
Vgl_ratio_sel[1:0]	VGL																			
00	4*VCI																			
01	5*VCI																			
10	6*VCI																			
11	6*VCI																			
Restriction	-																			

7.3.26. MV_PUMP_CLK (C7h)

Command Set		MV_PUMP_CLK																		
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default										
1 st Parameter	Write			mv_clk_sel[1:0]		avdd_clk_sel[1:0]		avcl_clk_sel[1:0]		2AH										
mv_clk_sel: gamma pump clk frequency selection																				
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>mv_clk_sel</th> <th>frequency</th> </tr> <tr> <td>2'b00</td> <td>$F_{osc}/4$</td> </tr> <tr> <td>2'b01</td> <td>$F_{osc}/8$</td> </tr> <tr> <td>2'b10</td> <td>$F_{osc}/16$</td> </tr> <tr> <td>2'b11</td> <td>$F_{osc}/32$</td> </tr> </table>											mv_clk_sel	frequency	2'b00	$F_{osc}/4$	2'b01	$F_{osc}/8$	2'b10	$F_{osc}/16$	2'b11	$F_{osc}/32$
mv_clk_sel	frequency																			
2'b00	$F_{osc}/4$																			
2'b01	$F_{osc}/8$																			
2'b10	$F_{osc}/16$																			
2'b11	$F_{osc}/32$																			
AVDD_CLK_SEL[1:0]: AVDD clock frequency adjustment																				
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>AVDD_CLK_SEL[1:0]</th> <th>Frequency(MHz)</th> </tr> <tr> <td>00</td> <td>$F_{osc}/4$</td> </tr> <tr> <td>01</td> <td>$F_{osc}/8$</td> </tr> <tr> <td>10</td> <td>$F_{osc}/16$</td> </tr> <tr> <td>11</td> <td>$F_{osc}/32$</td> </tr> </table>											AVDD_CLK_SEL[1:0]	Frequency(MHz)	00	$F_{osc}/4$	01	$F_{osc}/8$	10	$F_{osc}/16$	11	$F_{osc}/32$
AVDD_CLK_SEL[1:0]	Frequency(MHz)																			
00	$F_{osc}/4$																			
01	$F_{osc}/8$																			
10	$F_{osc}/16$																			
11	$F_{osc}/32$																			
AVCL_CLK_SEL[1:0]: AVCL clock frequency adjustment																				
<table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>AVCL_CLK_SEL[1:0]</th> <th>Frequency(MHz)</th> </tr> <tr> <td>00</td> <td>$F_{osc}/4$</td> </tr> <tr> <td>01</td> <td>$F_{osc}/8$</td> </tr> <tr> <td>10</td> <td>$F_{osc}/16$</td> </tr> <tr> <td>11</td> <td>$F_{osc}/32$</td> </tr> </table>											AVCL_CLK_SEL[1:0]	Frequency(MHz)	00	$F_{osc}/4$	01	$F_{osc}/8$	10	$F_{osc}/16$	11	$F_{osc}/32$
AVCL_CLK_SEL[1:0]	Frequency(MHz)																			
00	$F_{osc}/4$																			
01	$F_{osc}/8$																			
10	$F_{osc}/16$																			
11	$F_{osc}/32$																			
Restriction	-																			

7.3.27. HV_PUMP_CLK (C8h)

Command Set		HV_PUMP_CLK																												
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default																				
1 st Parameter	Write			vgh_clk_sel[1:0]				vgl_clk_sel[1:0]		11H																				
Description	vgh_clk_sel[1:0]: vgh clk setting <table border="1"> <tr> <th>Vgh_ratio_sel[1:0]</th> <th>VGH</th> </tr> <tr> <td>00</td> <td>Fosc/4</td> </tr> <tr> <td>01</td> <td>Fosc/8</td> </tr> <tr> <td>10</td> <td>Fosc/16</td> </tr> <tr> <td>11</td> <td>Fosc/32</td> </tr> </table> vgl_clk_sel[1:0]: vgl clk setting <table border="1"> <tr> <th>Vgl_ratio_sel[1:0]</th> <th>VGL</th> </tr> <tr> <td>00</td> <td>Fosc/4</td> </tr> <tr> <td>01</td> <td>Fosc/8</td> </tr> <tr> <td>10</td> <td>Fosc/16</td> </tr> <tr> <td>11</td> <td>Fosc/32</td> </tr> </table>										Vgh_ratio_sel[1:0]	VGH	00	Fosc/4	01	Fosc/8	10	Fosc/16	11	Fosc/32	Vgl_ratio_sel[1:0]	VGL	00	Fosc/4	01	Fosc/8	10	Fosc/16	11	Fosc/32
Vgh_ratio_sel[1:0]	VGH																													
00	Fosc/4																													
01	Fosc/8																													
10	Fosc/16																													
11	Fosc/32																													
Vgl_ratio_sel[1:0]	VGL																													
00	Fosc/4																													
01	Fosc/8																													
10	Fosc/16																													
11	Fosc/32																													
Restriction	-																													

7.3.28. MV_CLK_CLP (C9h)

Command Set		MV_CLK_CLP								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write			avdd_fd bk_en	avcl_fd bk_en		vgh_fre q_en	avdd_fr eq_en	avcl_fre q_en	37H
Description	avdd_fdbk_en : avdd frequency switching enable control for positive source charging avcl_fdbk_en : avcl frequency switching enable control for positive source charging avdd_freq_en : avdd frequency switching enable control for positive source charging avcl_freq_en : avcl frequency switching enable control for negative source charging									
Restriction	-									

7.3.29. RD_SYSID (DA-DCh)

Command Set		RD_SYSID1																
Address	Write/Read	D7	D6	D5	D4	D3	D2	D1	D0	Default								
DAh	Read	sys_id1[7:0]								30								
DBh	Read	sys_id2[7:0]								41								
DCh	Read	sys_id3[7:0]								A1								
Description	The read parameters are used to recognize the LCD driver version. It is defined by the display supplier (with User's agreement).																	
Restriction	-																	

7.3.30. RGB_CTL (E1h)

Command Set		RGB_CTL																		
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default										
1 st Parameter	Write	auto_det ect		sync_ctrl[1:0]				seri_db_sel[1:0]		80H										
Description	<p>DPI interface has two working mode: sync_mode, de_mode.</p> <ul style="list-style-type: none"> a. Auto_detect=1'b1, auto switch interface mode according to RGB information b. Auto_detect=1'b0 and sync_ctrl[1]=2'b0, PAD_SYNC = 1 sync mode, PAD_SYNC=0 de mode. c. Auto_detect=1'b0 and sync_ctrl[1]=1'b1, sync_ctrl[0] = 1 sync mode, sync_ctrl[0]=0 de mode. <p>serial_db_sel: Select which 6bit is used to serial DPI mode.</p> <table border="1" style="margin-left: 20px; border-collapse: collapse;"> <tr> <th style="background-color: #f2e0d2;">seri_db_sel[1:0]</th> <th style="background-color: #f2e0d2;">Data Bus for Serial Mode</th> </tr> <tr> <td>2'b00</td> <td>DG[7:2]</td> </tr> <tr> <td>2'b11</td> <td>DG[7:2]</td> </tr> <tr> <td>2'b01</td> <td>DR[7:2]</td> </tr> <tr> <td>2'b10</td> <td>DB[7:2]</td> </tr> </table>										seri_db_sel[1:0]	Data Bus for Serial Mode	2'b00	DG[7:2]	2'b11	DG[7:2]	2'b01	DR[7:2]	2'b10	DB[7:2]
seri_db_sel[1:0]	Data Bus for Serial Mode																			
2'b00	DG[7:2]																			
2'b11	DG[7:2]																			
2'b01	DR[7:2]																			
2'b10	DB[7:2]																			
Restriction	-																			

7.3.31. RGB_POL (E2h)

Command Set		RGB_POL								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write				pol_au t_o	rgb_pcl k_pol	rgb_vpo l	rgb_hpo l	rgb_depol	18H
Description	<p>pol_auto: checking and correcting polarity of vsync, de and hsync signals. rgb_pclk_pol: “1” inverted pclk , “0” original pclk rgb_vpol: “1” inverted vsync input rgb_hpol: “1” inverted hsync input rgb_depol: “1” inverted de input</p> <p>Note: when pol_auto is “1”, rgb_vpol, rgb_hpol and rgb_depol are disabled.</p>									
Restriction										

7.3.32. INTF_Porch (E3-E4h)

Command Set		INTF_Porch																	
Address	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default									
E3h	Write	intf_vbp[7:0]									0AH								
E4h	Write	intf_hbp[7:0]									0AH								
Description	DPI Interface vbp and hbp configuration at SYNC MODE.																		
Restriction	-																		

7.3.33. DVDD_TRIM (E5h)

Command Set		DVDD_TRIM								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write								dvdd_trim[2:0]	00H
Description	D2A_DVDD_TRIM<1:0>	DVDD (V)								
	000	1.55								
	001	1.5								
	010	1.45								
	011	1.4								
	100	1.6								
	101	1.65								
	110	1.7								
	111	1.75								
Restriction	-									

7.3.34. ESD_CTRL (E6h)

Command Set		ESD_CTRL																							
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default															
1 st Parameter	Write		esd_det_en	esd_otp_en	esd_sfr_en			esd_level_sel[1:0]		70H															
Description	<table border="1"> <thead> <tr> <th>esd_level_sel[1:0]</th> <th>a2d_esd_dvdd</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>a2d_esd_dvdd[0]</td> <td>ESD pulse amplitude signal is greater than +1V, output from low voltage level to high voltage level</td> </tr> <tr> <td>01</td> <td>a2d_esd_dvdd[1]</td> <td>ESD pulse amplitude signal is less than -1V, output from low voltage level to high voltage level</td> </tr> <tr> <td>10</td> <td>a2d_esd_dvdd[2]</td> <td>ESD pulse amplitude signal is greater than +2V, output from low voltage level to high voltage level</td> </tr> <tr> <td>11</td> <td>a2d_esd_dvdd[3]</td> <td>ESD pulse amplitude signal is less than -2V, output from low voltage level to high voltage level</td> </tr> </tbody> </table>										esd_level_sel[1:0]	a2d_esd_dvdd	Description	00	a2d_esd_dvdd[0]	ESD pulse amplitude signal is greater than +1V, output from low voltage level to high voltage level	01	a2d_esd_dvdd[1]	ESD pulse amplitude signal is less than -1V, output from low voltage level to high voltage level	10	a2d_esd_dvdd[2]	ESD pulse amplitude signal is greater than +2V, output from low voltage level to high voltage level	11	a2d_esd_dvdd[3]	ESD pulse amplitude signal is less than -2V, output from low voltage level to high voltage level
esd_level_sel[1:0]	a2d_esd_dvdd	Description																							
00	a2d_esd_dvdd[0]	ESD pulse amplitude signal is greater than +1V, output from low voltage level to high voltage level																							
01	a2d_esd_dvdd[1]	ESD pulse amplitude signal is less than -1V, output from low voltage level to high voltage level																							
10	a2d_esd_dvdd[2]	ESD pulse amplitude signal is greater than +2V, output from low voltage level to high voltage level																							
11	a2d_esd_dvdd[3]	ESD pulse amplitude signal is less than -2V, output from low voltage level to high voltage level																							
Restriction	-																								

7.3.35. TE_CTRL (E7h)

Command Set		TE_CTRL								
Command	Write/R ead	D7	D6	D5	D4	D3	D2	D1	D0	Default
1 st Parameter	Write				te_out_oe				te_inv	00H
Description	te_out_oe : TE output pad open enable te_inv: inverted TE output									
Restriction										

7.3.36. OTP_CTRL (F1-F6h)

Command Set		OTP_CTRL																	
Address	Write/Read	D7	D6	D5	D4	D3	D2	D1	D0	Default									
F1h	Write	otp_pa[7:0]																	
F2h	Write	otp_pdin[7:0]																	
F3h	Write	otp_ptm[1:0]		otp_vpp_sel	otp_pprog		otp_pwe	otp_prd		00H									
F4h	Read	otp_crc[15:8]																	
F5h	Read	otp_crc[7:0]																	
F6h	Read	otp_rd_dat[7:0]																	
Description	otp_ptm: otp mode selection; otp_vpp_sel: high voltage selection for programming; otp_prog: otp program enable; otp_pwe: otp write operation enable; otp_prd: otp read operation enable; otp_crc: CRC checking of OTP values; otp_rd_dat[7:0]: This command is used to read otp contents;																		
Restriction																			

8. Electrical specifications

8.1. Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Power Supply Voltage	VDD	- 0.3 ~ +4.6	V
IO Supply Voltage	IOVCC	- 0.3 ~ +4.6	V
Charge Pump Supply Voltage	VCIP	- 0.3 ~ +4.6	V
Logic Input Voltage Range	VIN	-0.3 ~ IOVCC + 0.3	V
Logic Output Voltage Range	VO	-0.3 ~ IOVCC + 0.3	V
Operating Temperature Range	TOPR	-30 ~ +85	°C
Storage Temperature Range	TSTG	-40 ~ +125	°C

Note: If one of the above items is exceeded its maximum limitation momentarily, the quality of the product may be degraded. Absolute maximum limitation, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the recommend range.

8.2. DC Characteristics

8.2.1. Recommended Operating Range

Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply Voltage	VCI	3	3.3	3.6	V	
IO Supply Voltage	IOVCC	1.65	-	VCI	V	
Charge Pump Supply Voltage	VCIP	3	3.3	3.6	V	
NVM Supply Voltage	VPP	7.4	7.5	7.6	V	

8.2.2. DC Characteristics for Digital Circuit


Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
Logic-High Input Voltage	Vih	0.7IOVCC	-	IOVCC	V	IOVCC=3.3V
Logic-Low Input Voltage	Vil	DGND	-	0.3IOVCC	V	IOVCC=3.3V
Logic-High Output Voltage	Voh	IOVCC-0.4	-	IOVCC	V	IOVCC=3.3V
Logic-Low Output Voltage	Vol	DGND	-	DGND+0.4	V	IOVCC=3.3V

8.2.3. DC Characteristics for Analog Circuit

Item	Symbol	Min.	Typ.	Max.	Unit	Conditions
Positive High-voltage power	VGH	13	15		V	VCIP=3.3V
Negative High-voltage power	VGL	-11	-9		V	VCIP=3.3V
Output Voltage Deviation	Vod		±35		mV	
Standby Current	Isc		70		uA	VCI=VCIP=3.3V
Operation Current	Ioc		30		mA	No Load, VCI=IOVCC=VCIP=3.3V @ FR=60Hz

8.3. AC Characteristics

8.3.1. Parallel MCU 16/9/8-bit BUS



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Table 8.3.1 AC characteristics of parallel MCU in asynchronous mode

Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
D/CX	T _{AST}	Address Setup Time	0		ns	
	T _{AHT}	Address Hold Time (W/R)	10		ns	
CSX	T _{CHW}	“S” “H” Pulse Width	25		ns	
	T _{CS}	Chip Select Setup Time(W)	10		ns	
	T _{RCS}	Chip Select Setup Time (Read ID)	45		ns	
	T _{RCSFM}	Chip Select Setup Time (Read FM)	355		ns	
	T _{CSF}	Chip Select Wait Time (W/R)	10		ns	

Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
WRX	T _{WC}	Write Cycle	50		ns	MCU 16 Bit Format (5-6-5): T _{WC} >100ns (see “6.4.8.”) MCU 16 Bit Format (6-6-6): T _{WC} >66ns (see “6.4.9.” Figure 6.4.9.4) Other Format T _{WC} >50ns
	T _{WRH}	Control Pulse H Duration	T _{WC} /2		ns	
	T _{WRL}	Control Pulse L Duration	T _{WC} /2		ns	
RDX	T _{RC}	Read Cycle(ID)	160		ns	When Read ID
	T _{RDH}	Control Pulse H Duration(ID)	T _{RC} /2		ns	
	T _{RDL}	Control Pulse L Duration(ID)	T _{RC} /2		ns	
RDX	T _{RCFM}	Read Cycle(FM)	450		ns	When Read From Frame Memory
	T _{RDHFM}	Control Pulse H Duration(FM)	T _{RCFM} /2		ns	
	T _{RDLFM}	Control Pulse L Duration(FM)	T _{RCFM} /2		ns	
DR[7:2], DG[7:2], DB[7:2]	T _{DST}	Data Setup Time	10		ns	CLmax=30pF CLmin=8pF
	T _{DHT}	Data Hold Time	10		ns	
	T _{RAT}	Read Access Time(ID)		40	ns	
	T _{RATFM}	Read Access Time(FM)		340	ns	
	T _{ODH}	Output Disable Time	20		ns	

Note 1: IOVCC 1.65 to 3.3V, VCI=2.6 to 3.3V, AGND=DGND=0V, Ta=-30 to 70 °C (to +85°C no damage)

Note 2: This input signal rise time and fall time (Tr, Tf) is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of IOVCC for input signals

8.3.2. Display Serial Interface (SPI/Dual-SPI/Quad-SPI)




Table 8.3.2.1: Serial Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
CSX	T _{CS} _S	Chip Select Setup Time	10		ns	
	T _{CS} _H	Chip Select Hold Time	30		ns	
	T _{CH} _W	Chip Select "H" Pulse Width	30		ns	
SCL	T _{SCYCW}	Serial Clock Cycle(Write)	12.5		ns	QSPI 4 lane format (5-6-5): T _{SCYCW} >25ns (see “6.4.12.”) QSPI 4 lane format (6-6-6): T _{SCYCW} >16ns(see “6.4.13”) Other Format T _{SCYCW} >12.5ns
	T _{SHW}	S“L” “H” Pulse Width(Write)	T _{SCYCW} /2		ns	
	T _{SLW}	S“L” “L” Pulse Width(Write)	T _{SCYCW} /2		ns	
	T _{SCYCR}	Serial Clock Cycle(Read)	150		ns	
	T _{SHR}	S“L” “H” Pulse Width(Read)	T _{SCYCR} /2		ns	
	T _{SLR}	S“L” “L” Pulse Width(Read)	T _{SCYCR} /2		ns	
SDA(DIN) / (DOUT)	T _{SDS}	Data Setup Time	5		ns	
	T _{SDH}	Data Hold Time	5		ns	
	T _{ACC}	Access Time	5		ns	CLmax=30pF CLmin=8pF
	T _{OH}	Output Disable Time	10		ns	

Note 1: IOVCC=1.65 to 3.3V, VCI=2.6 to 3.3V, AGND=GND=0V. Ta=-30 to 70°C (to +85°C no damage)

Note 2: The input signal rise time and fall time(t_r , t_f) is specified at 15 ns or less. Logic high and low levels are specified as 10% and 90% of IOVCC for Input signals.

Table 8.3.2.2: 4 wire Serial Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
CSX	T _{CSS}	Chip Select Setup Time	10		ns	
	T _{CSH}	Chip Select Hold Time	30		ns	
	T _{CHW}	Chip Select “H” Pulse Width	30		ns	
SCL	T _{SCYCW}	Serial Clock Cycle(Write)	12.5		ns	
	T _{SHW}	S “L” “H” Pulse Width(Write)	T _{SCYCW} /2		ns	
	T _{SLW}	S “L” “L” Pulse Width(Write)	T _{SCYCW} /2		ns	
	T _{SCYCR}	Serial Clock Cycle(Read)	150		ns	
	T _{SHR}	S “L” “H” Pulse Width(Read)	T _{SCYCR} /2		ns	
	T _{SLR}	S“L” “L” Pulse Width(Read)	T _{SCYCR} /2		ns	
D/CX	T _{DCS}	D/CX Setup Time	5		ns	
	T _{DCH}	D/CX Hold Time	5		ns	
SDA(DIN) (DOUT)	T _{SDS}	Data Setup Time	5		ns	
	T _{SDH}	Data Hold Time	5		ns	
	T _{ACC}	Access Time	5		ns	CLmax=30pF CLmin=8pF
	T _{OH}	Output Disable Time	10		ns	

Note 1: IOVCC=1.65 to 3.3V, VCI=2.6 to 3.3V, AGND=GND=0V. Ta=-30 to 70°C (to +85°C no damage)

Note 2: The input signal rise time and fall time (tr, tf) is specified at 15 ns or less. Logic high and low levels are specified as 10% and 90% of IOVCC for Input signals.

8.3.3. Parallel RGB 18/16/6-bit BUS




Table 8.3.3.1 Parallel 18-bit RGB Interface Characteristics


Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
PCLK	T _{PCLKCYC}	TPCLK Cycle Time	100	-	ns	
	T _{PCLKLT}	Pixel Low Pulse Width	T _{PCLKCYC} /2	-	ns	
	T _{PCLKHT}	Pixel High Pulse Width	T _{PCLKCYC} /2	-	ns	
VS	T _{VSST}	Vertical Sync.setup time	15	-	ns	
	T _{VSHT}	Vertical Sync.hold time	15	-	ns	
HS	T _{HSST}	Horizontal Sync.setup time	15	-	ns	
	T _{HSHT}	Horizontal Sync.hold time	15	-	ns	
DE	T _{DEST}	Data Enable Setup Time	15	-	ns	
	T _{DEHT}	Data Enable Hold Time	15	-	ns	
DR[7:2], DG[7:2], DB[7:2]	T _{DST}	Data Setup Time	15	-	ns	
	T _{DHT}	Data Hold Time	15	-	ns	

Table 8.3.3.2 Serial 6-bit RGB Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
PCLK	T _{PCLKCYC}	TPCLK Cycle Time	33	-	ns	
	T _{PCLKLWT}	Pixel Low Pulse Width	T _{PCLKCYC} /2	-	ns	
	T _{PCLKHWT}	Pixel High Pulse Width	T _{PCLKCYC} /2	-	ns	
VS	T _{VSST}	Vertical Sync.setup time	15	-	ns	
	T _{VSHT}	Vertical Sync.hold time	15	-	ns	
HS	T _{HSST}	Horizontal Sync.setup time	15	-	ns	
	T _{HSHT}	Horizontal Sync.hold time	15	-	ns	
DE	T _{DEST}	Data Enable Setup Time	15	-	ns	
	T _{DEHT}	Data Enable Hold Time	15	-	ns	
DR[7:2], DG[7:2], DB[7:2]	T _{DST}	Data Setup Time	15	-	ns	
	T _{DHT}	Data Hold Time	15	-	ns	

9. Power on/off sequence


9.1. Power On Sequence




No.	Description	Min. Time
1	After VCI/IOVCC become stable , reset finished and host send command “11H”	Decide by host 11H command
2	VGL from 0V to -11.5V	23ms
3	AVDD from VCI to 6.6V	30.7ms
4	AVCL from 0 to -5V and VGH from AVDD to 15.4	40.8ms
5	Gamma output enable	55.3ms
6	Source output enable	Decide by host “29H” command

9.2. Power Off Sequence

When host sends “10H” command, State from WAIT_PD to PWRDOWN, in which power disabled sequentially.



10. OTP Flow



Step 1: Attach LCD module on OTP programming machine.

LCD module condition	
VCI(V)	3.3
VPP(V)	7.5

Step 2: Initialize the non-programmed module by software.

Function	W/R	CMD	Par	Note
HW reset				HW reset sequence
Waiting 100ms				
Display On LCD Module				Refer Power On Sequence
Display Check Pattern				Recommend Flicker Pattern
Enable Command 1	W	F3	08	
Adjust VCOM	W	40	XX	Fine tune VMF to reduce flicker

Step 3: Check the image quality of display module. If flicker can be still observed on the panel, repeat the command 40h until the flicker disappearance.

Step 4: Read Optimization VCOM Value

Function	W/R	CMD	Par	Note
Read Optimization VMF	R	40		VMF=Read(0x40);
Waiting 100ms				

Step 5: HW reset LCD Module

Function	W/R	CMD	Par	Note
HW reset				HW reset sequence
Waiting 20ms				

Step 6: Hardware setting

Action	Note
RGB signal OFF	
External Power 7.5V to VPP Pin	

Step 7: Enable OTP programming Mode and parameter setup

Function	W/R	CMD	Par	Note
Enable Command 2	W	F3	18	
Waiting 5ms				

Step 8: Program OTP.

Function	W/R	CMD	Par	Note
OTP Write Command	W	F3	1A	Program OTP
Waiting 320000ms				

Step 9: Hardware setting

Action	Note
Remove 7.5V form VPP Pin	

Step 10: Disable OTP programming Mode.

Function	W/R	CMD	Par	Note
Disable OTP Programming Mode	W	F3	18	
Waiting 5ms				
Disable OTP Programming Mode	W	F3	08	
Waiting 20ms				
Disable OTP Programming Mode	W	F3	00	
Waiting 15000ms				


Step 11: Turn off VCI and IOVCC, waiting for 200ms then and turn on again.

Step 12: Execute normal display on sequence.

Function	W/R	CMD	Par	Note
HW reset				HW reset sequence
Waiting 100ms				
Display On LCD Module				Refer Power On Sequence
Display Check Pattern				Recommend Flicker Pattern

Step 13: Check the image quality.

11. Gamma Structure



12. Recommended panel routing resistance

The recommended wiring resistance values are given below. The wiring resistance values affect the current capability of the power supply blocks and thus must be designed within the given range.

Item	Pin Name	Unit: ohm
1	VPP	<3
2	GVDD	<50
3	GVCL	<50
4	VGSP	<50
5	VCOM	<3
6	DGND	<3
7	DVDD	<50
8	IOVCC	<3
9	VCI	<3
10	VSYNC	<50
11	HSYNC	<50
12	DCLK	<50
13	VDPOL	<50
14	HDPOL	<50
15	DCLKPOL	<50
16	SBGR	<50
17	DE	<50
18	PARA_SERI	<50
19	RDX	<50
20	HDIR	<50
21	VDIR	<50
22	CS	<50

Item	Pin Name	Unit: ohm
23	SDA	<50
24	WRX	<50
25	DISP	<50
26	GRB	<50
27	SYNC	<50
28	DR7-DR2	<50
29	DG7-DG2	<50
30	DB7-DB2	<50
31	DCX	<50
32	TE	<50
33	DR0	<50
34	IM<0>	<50
35	IM<1>	<50
36	IM<2>	<50
37	SPI4W	<50
38	AGND	<3
39	AVCL	<50
40	AVDD	<50
41	PGND	<3
42	VCIP	<3
43	VGH	<50
44	VGL	<50

13. Revision history

Revision	Description	Date
1.0	Frist Release	8/8/2022
1.1	2 nd Release	9/21/2022
1.2	3 th Release	10/11/2022